OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] - Rev 65

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 65 2015-10-22 15:59:30 GMT
  • Author: dgisselq
  • Log message:
    Lots of logic simplifications to the core, in addition to better support for
    illegal instruction detection and bus error detection. The biggest change
    had to deal with pushing the debug write interface into the ALU write
    processing path. This simplifies the logic of adjusting the PC and CC
    registers primarily, but also any writes to other registers. It also delays
    these register writes by a clock, but since the debug interface is already
    ridiculously slow I doubt that matters any.
Path Last modification Log RSS feed
[FOLDER] zipcpu/ 65  3052d 06h dgisselq View Log RSS feed
[NODE][FOLDER] branches/ 1  3140d 06h root View Log RSS feed
[NODE][FOLDER] tags/ 1  3140d 06h root View Log RSS feed
[NODE][FOLDER] trunk/ 65  3052d 06h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] bench/ 58  3052d 07h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] doc/ 49  3072d 01h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 65  3052d 06h dgisselq View Log RSS feed
[NODE][NODE][NODE][FOLDER] aux/ 61  3052d 07h dgisselq View Log RSS feed
[NODE][NODE][NODE][FOLDER] core/ 65  3052d 06h dgisselq View Log RSS feed
[NODE][NODE][NODE][FOLDER] peripherals/ 56  3062d 09h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] cpudefs.v 64  3052d 07h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] Makefile 56  3062d 09h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] zipbones.v 56  3062d 09h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] zipsystem.v 56  3062d 09h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] sw/ 60  3052d 07h dgisselq View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.