OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 58

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
58 add external rom testing simont 8004d 01h /
57 add module oc8051_xrom simont 8004d 01h /
56 initial CVS input simont 8004d 01h /
55 added parameter DELAY simont 8004d 02h /
54 cahnge interface to instruction rom simont 8004d 02h /
53 initial CVS inport simont 8004d 02h /
52 fix bugs simont 8004d 02h /
51 fix bugs simont 8006d 06h /
50 fix bugs simont 8006d 07h /
49 verification added simont 8013d 07h /
48 added program for rom converting simont 8021d 03h /
47 remove unused files simont 8021d 03h /
46 prepared header simont 8021d 03h /
45 prepared header simont 8021d 03h /
44 prepared header simont 8021d 04h /
43 remove unused files simont 8021d 05h /
42 *** empty log message *** simont 8021d 05h /
41 remove unused files simont 8021d 05h /
40 added sigals for interacting with external ram simont 8041d 07h /
39 added signals ack, stb and cyc simont 8048d 05h /
38 fix some bugs simont 8048d 05h /
37 added signals ack, stb and cyc simont 8048d 05h /
36 fix bugs in mode 0 simont 8048d 05h /
35 design docunemt simont 8049d 04h /
34 specification docunemt simont 8049d 04h /
33 fix some bugs simont 8049d 09h /
32 overflow repaired simont 8049d 10h /
31 fix some bugs simont 8056d 02h /
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 8059d 08h /
29 fix some bugs simont 8059d 09h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.