OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 83

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
83 replace some modules simont 7877d 23h /
82 replace some modules simont 7877d 23h /
81 initial import simont 7877d 23h /
80 removing unused modules simont 7877d 23h /
79 initial import simont 7878d 00h /
78 alu with registered outputs simont 7937d 23h /
77 substitute modules oc8051_ram_wr_sel and oc8051ram_rd_sel with oc8051_ram_addr_sel simont 7946d 20h /
76 add module oc8051_sfr, 256 bytes internal ram simont 7946d 20h /
75 initial import simont 7946d 20h /
74 add module oc8051_wb_iinterface simont 7954d 21h /
73 initial import simont 7954d 21h /
72 fix bug in interface to external data ram simont 7954d 23h /
71 add cache simont 7958d 22h /
70 initial import simont 7958d 22h /
69 add parameters simont 7959d 00h /
68 add instruction cache and DELAY parameters for external ram, rom simont 7959d 00h /
67 add parameters for instruction cache simont 7959d 00h /
66 added xrom_test simont 7959d 21h /
65 add oc8051_icache and oc8051_cache_ram simont 7959d 21h /
64 signal es_int=1'b0 simont 7959d 21h /
63 initial import simont 7959d 21h /
62 fix bugs in instruction interface simont 7959d 21h /
61 fix bug simont 7960d 23h /
60 initial inport simont 7962d 00h /
59 add external rom simont 7965d 19h /
58 add external rom testing simont 7965d 19h /
57 add module oc8051_xrom simont 7965d 19h /
56 initial CVS input simont 7965d 19h /
55 added parameter DELAY simont 7965d 19h /
54 cahnge interface to instruction rom simont 7965d 19h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.