OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] - Rev 115

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
115 This commit was manufactured by cvs2svn to create branch 'DEV_SYBREON'. 5937d 20h /
114 changed MSR bits sybreon 5937d 20h /
113 initial checkin sybreon 5937d 20h /
112 *** empty log message *** sybreon 5937d 20h /
111 added static assert hack sybreon 5937d 20h /
110 added cache controls sybreon 5937d 23h /
109 added interrupt controls (may need to be factorised out) sybreon 5938d 00h /
108 changed semaphore case sybreon 5938d 00h /
107 Added new C++ files sybreon 5939d 16h /
106 Made code work with newlib's malloc(); sybreon 6008d 16h /
105 Patch interrupt bug. sybreon 6019d 11h /
104 Uses multiplier + barrel shifter as default. sybreon 6020d 19h /
103 Patched problem where memory access followed by dual cycle instructions were not stalling correctly (submitted by M. Ettus) sybreon 6020d 20h /
102 Fix MTS during interrupt vectoring bug (reported by M. Ettus). sybreon 6020d 20h /
101 Made multiplier pause with pipeline sybreon 6030d 16h /
100 multiplier issues sybreon 6030d 16h /
99 Minor cleanup sybreon 6042d 11h /
98 Minor typo sybreon 6042d 14h /
97 Added malloc() test sybreon 6042d 14h /
96 Stalls pipeline on MUL/BSF instructions results in minor speed improvements. sybreon 6045d 13h /
95 Abstracted simulation kernel (aeMB_sim) to split simulation models from synthesis models. sybreon 6047d 15h /
94 Prevent fHZD & rBRA[1] sybreon 6049d 13h /
93 Minor enable fix sybreon 6049d 13h /
92 Partitioned simulation model. sybreon 6052d 17h /
91 Made idle thread PC track main PC. sybreon 6053d 23h /
90 Fixed Carry bit bug. sybreon 6053d 23h /
89 Changed simulation kernel. sybreon 6053d 23h /
88 Minor optimisations. sybreon 6054d 15h /
87 Made T0 loop. sybreon 6055d 08h /
86 Some optimisations. sybreon 6055d 08h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.