OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] - Rev 97

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
97 Added malloc() test sybreon 6042d 17h /
96 Stalls pipeline on MUL/BSF instructions results in minor speed improvements. sybreon 6045d 16h /
95 Abstracted simulation kernel (aeMB_sim) to split simulation models from synthesis models. sybreon 6047d 18h /
94 Prevent fHZD & rBRA[1] sybreon 6049d 16h /
93 Minor enable fix sybreon 6049d 16h /
92 Partitioned simulation model. sybreon 6052d 20h /
91 Made idle thread PC track main PC. sybreon 6054d 02h /
90 Fixed Carry bit bug. sybreon 6054d 02h /
89 Changed simulation kernel. sybreon 6054d 02h /
88 Minor optimisations. sybreon 6054d 18h /
87 Made T0 loop. sybreon 6055d 11h /
86 Some optimisations. sybreon 6055d 11h /
85 Replaced OF/ID blocks with combined block. sybreon 6055d 11h /
84 Added interrupt support. sybreon 6055d 11h /
83 Combined ID/OF blocks. sybreon 6055d 11h /
82 Further optimisations (speed + size). sybreon 6057d 17h /
81 Code cleanup + minor speed regression. sybreon 6057d 18h /
80 Minor optimisations (~10% faster) sybreon 6058d 19h /
79 Modified for AEMB2 sybreon 6060d 14h /
78 initial import sybreon 6060d 14h /
77 This commit was manufactured by cvs2svn to create branch 'AEMB2_712'. 6063d 19h /
76 initial sybreon 6063d 19h /
75 This commit was manufactured by cvs2svn to create tag 'AEMB_711'. 6070d 21h /
74 Minor code cleanup. sybreon 6070d 21h /
73 Moved simulation kernel into code. sybreon 6070d 21h /
72 Minor code cleanup. sybreon 6070d 22h /
71 Old version deprecated. sybreon 6078d 00h /
70 Change interrupt to positive level triggered interrupts. sybreon 6078d 23h /
69 Removed unnecessary byte acrobatics with VMEM data. sybreon 6080d 20h /
68 Generate VMEM instead of HEX dumps of programme. sybreon 6080d 20h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.