OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] - Rev 86

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
86 disk: master boot made compatible with monitor hellwig 3785d 13h /
85 monitor: bootstrap parameters modified hellwig 3785d 22h /
84 monitor: bad address register added hellwig 3786d 05h /
83 simulator: individual help messages hellwig 3786d 18h /
82 simulator: change command @ -> #, better help for commands hellwig 3786d 18h /
81 hardware: cpu now has a bad address register hellwig 3787d 04h /
80 hwtests/xcptest now tests the bad address register too hellwig 3787d 05h /
79 hwtests (kbd): second timer added hellwig 3787d 20h /
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3788d 22h /
77 hardware: ucf file re-formatted hellwig 3790d 01h /
76 AUTHORS update hellwig 3790d 17h /
75 hardware: cpu now equal to port-15 hellwig 3790d 17h /
74 when simulating the system include a console hellwig 3790d 22h /
73 use xess monitor when simulating the system hellwig 3790d 23h /
72 simulator: IRQ 0-3 explanation changed hellwig 3791d 01h /
71 simulator: IRQ 15 explanation added hellwig 3791d 02h /
70 hardware: two timers hellwig 3791d 18h /
69 hardware: timer counts clock cycles, counter is readable hellwig 3791d 21h /
68 hardware: timer now equal to port-15 hellwig 3792d 00h /
67 fpga implementation update hellwig 3792d 03h /
66 bin2exo: no S0 header any longer hellwig 3792d 21h /
65 xess monitor update hellwig 3792d 22h /
64 monitors re-organized hellwig 3793d 01h /
63 monitors re-organized hellwig 3793d 02h /
62 monitors re-organized hellwig 3793d 02h /
61 monitors re-organized hellwig 3793d 02h /
60 monitors re-organized hellwig 3793d 02h /
59 monitors re-organized hellwig 3793d 02h /
58 monitors re-organized hellwig 3793d 03h /
57 monitors re-organized hellwig 3793d 03h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.