OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 259

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).		 mohor 7866d 19h /
258 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7866d 19h /
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.		 mohor 7866d 19h /
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.		 mohor 7866d 19h /
255 TPauseRq synchronized to tx_clk. mohor 7866d 20h /
254 Temp version. mohor 7867d 23h /
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7868d 01h /
252 Just some updates. tadejm 7868d 02h /
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.		 mohor 7868d 02h /
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7868d 02h /
249 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7869d 02h /
248 wb_rst_i is used for MIIM reset. mohor 7869d 02h /
247 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7872d 05h /
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7872d 05h /
245 Rev 1.7. mohor 7872d 23h /
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7873d 01h /
243 Late collision is not reported any more. tadejm 7873d 07h /
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7873d 21h /
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 7873d 21h /
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7873d 21h /
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 7873d 21h /
238 Defines fixed to use generic RAM by default. mohor 7886d 01h /
237 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7888d 07h /
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7888d 07h /
235 rev 4. mohor 7888d 21h /
234 Figure list assed to the revision 3. mohor 7889d 06h /
233 Revision 0.3 released. Some figures added. mohor 7889d 06h /
232 fpga define added. mohor 7894d 01h /
231 Description of Core Modules added (figure). mohor 7896d 02h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7899d 23h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.