OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 350

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4733d 10h /
349 Make all parameters configurable from top level olof 4734d 10h /
348 Added option to dump VCD files olof 4735d 09h /
347 Added information about running with Icarus Verilog olof 4735d 10h /
346 Updated project location olof 4735d 12h /
345 Temporarily disable failing tests olof 4735d 14h /
344 bit 9 in phy control register is self clearing olof 4741d 16h /
343 Address miss should not be asserted on short frames olof 4745d 12h /
342 Added cast to avoid inequality when comparing different data types olof 4745d 12h /
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4745d 12h /
340 Don't fail if log dir already exists olof 4746d 10h /
339 Added basic support for Icarus Verilog olof 4747d 09h /
338 root 5539d 15h /
337 root 5595d 16h /
336 Added old uploaded documents to new repository. root 5596d 20h /
335 New directory structure. root 5596d 20h /
334 Minor fixes for Icarus simulator. igorm 7044d 22h /
333 Some small fixes + some troubles fixed. igorm 7045d 10h /
332 Case statement improved for synthesys. igorm 7058d 15h /
331 Tests for delayed CRC and defer indication added. igorm 7073d 17h /
330 Warning fixes. igorm 7073d 17h /
329 Defer indication fixed. igorm 7073d 18h /
328 Delayed CRC fixed. igorm 7073d 18h /
327 Defer indication fixed. igorm 7073d 19h /
326 Delayed CRC fixed. igorm 7073d 19h /
325 Defer indication fixed. igorm 7073d 19h /
324 This commit was manufactured by cvs2svn to create tag 'rel_27'. 7370d 19h /
323 Accidently deleted line put back. igorm 7370d 19h /
322 This commit was manufactured by cvs2svn to create tag 'rel_26'. 7374d 14h /
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries		 igorm 7374d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.