OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] - Rev 319

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
319 Fixed off-by-one error in channel count jshamlet 386d 23h /
318 Added o8_scale_conv.vhd and intdiv.vhd jshamlet 391d 02h /
317 Altered the reinit signal on teh adc128s022.vhd driver to be optional, and removed the "dead" signal from the upper level o8_de0_nano_adc_if.vhd code. jshamlet 404d 22h /
316 More code cleanup and comments,
Removed INT_VECTOR_n constants, as they are superfluous. There are no reasonable situations in which the constants would be altered.
jshamlet 404d 22h /
315 Added Terasic DE0 Nano ADC interface and rolling averager. jshamlet 404d 23h /
314 Code cleanup and added comments jshamlet 405d 00h /
313 Added all generics to package component jshamlet 405d 02h /
312 Added o8_timer24.vhd as a more flexible alternative to o8_sys_timer_ii.vhd.
Also cleaned up some comments in the HTML documentation
jshamlet 405d 02h /
311 Updated documentation to reflect generic switch controlling ROR/ROL behavior and the carry bit jshamlet 448d 22h /
310 Added optional DACadv signal to advance the PWM engine using an external signal. This is used to synchronize the DAC with other DACs or for streaming multiple streams across a high-speed serial link. jshamlet 476d 04h /
309 Comment cleanup jshamlet 486d 11h /
308 jshamlet 497d 18h /
307 Fixed comments on o8_version.vhd jshamlet 705d 03h /
306 Moved REINIT_TASK_TABLE_PTR call to INITIALIZE_TASK_STACK jshamlet 709d 05h /
305 More code cleanup - rearranged macros and moved stack init to separate macro jshamlet 709d 05h /
304 Modified TASK_SETUP to use the same macros as the rest of the task switcher and cleaned up the code some more. jshamlet 709d 05h /
303 Fixed working, but "incorrect" code (constants were right, but were named incorrectly jshamlet 709d 17h /
302 Corrected issue where register state wasn't being preserved for user function stubs,
Modified FREEMEM calc to use the region size constant.
jshamlet 709d 17h /
301 Adding actual task manager files jshamlet 711d 15h /
300 Adding core task manager assembly jshamlet 711d 15h /
299 Modified the status_led.vhd to slow down the DIM50PCT signal to 1/32 instead of 1/2 for use with shift-register based discrete LEDs and added the ability to chain the toggle signal to save on resources as well as synchronize the "toggling" jshamlet 713d 15h /
298 Fixed a long-standing bug in the SBC instruction where the 1 wasn't being added to complete the 2's complement of Rn. This was causing off-by-one errors in subtraction and negating carry only subtractions. jshamlet 714d 17h /
297 Fixed register map comments jshamlet 1005d 02h /
296 Removed parallel interface from o8_vector_rx.vhd, modified vector_tx.vhd to use a generic for it's seed value, slight formatting change on o8_elapsed_usec.vhd. jshamlet 1013d 17h /
295 Undoing previous revision. UART was fine, bug reporter was not. jshamlet 1016d 21h /
294 Fixed an ancient bug in the parity logic that had the parity inverted. jshamlet 1017d 01h /
293 Fixed formatting issue in o8_sync_serial where tabs were inserted instead of spaces and fixed column spacing as a result (purely cosmetic) jshamlet 1036d 01h /
292 Updated the o8_trig_delay entity by:
1) Added a global interrupt enable,
2) Added the ability to trigger on both the pre- and post-arm trigger input
3) Added the ability to read the external input on offset 7
jshamlet 1107d 01h /
291 Added Notepad++ language definition file for the Open8_II ISA jshamlet 1149d 15h /
290 Added an additional generic "Rotation_Ignores_Carry" that removes the carry logic from the ROL/ROR instructions such that they now rotate 'normally',
Added an alias for PSR_GP4 named PSR_S, as it is now used to switch the function of the RSP instruction. The internal opcode hasn't changed, but it allows assembly code to use PSR_S or BRS/BNS when performing RSP related operations.
jshamlet 1149d 15h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.