OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] - Rev 320

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
320 Inverted flow control signals to match EIA-232 specification jshamlet 385d 03h /
319 Fixed off-by-one error in channel count jshamlet 386d 06h /
318 Added o8_scale_conv.vhd and intdiv.vhd jshamlet 390d 08h /
317 Altered the reinit signal on teh adc128s022.vhd driver to be optional, and removed the "dead" signal from the upper level o8_de0_nano_adc_if.vhd code. jshamlet 404d 05h /
316 More code cleanup and comments,
Removed INT_VECTOR_n constants, as they are superfluous. There are no reasonable situations in which the constants would be altered.
jshamlet 404d 05h /
315 Added Terasic DE0 Nano ADC interface and rolling averager. jshamlet 404d 06h /
314 Code cleanup and added comments jshamlet 404d 07h /
313 Added all generics to package component jshamlet 404d 08h /
312 Added o8_timer24.vhd as a more flexible alternative to o8_sys_timer_ii.vhd.
Also cleaned up some comments in the HTML documentation
jshamlet 404d 09h /
311 Updated documentation to reflect generic switch controlling ROR/ROL behavior and the carry bit jshamlet 448d 05h /
310 Added optional DACadv signal to advance the PWM engine using an external signal. This is used to synchronize the DAC with other DACs or for streaming multiple streams across a high-speed serial link. jshamlet 475d 10h /
309 Comment cleanup jshamlet 485d 18h /
308 jshamlet 497d 00h /
307 Fixed comments on o8_version.vhd jshamlet 704d 10h /
306 Moved REINIT_TASK_TABLE_PTR call to INITIALIZE_TASK_STACK jshamlet 708d 12h /
305 More code cleanup - rearranged macros and moved stack init to separate macro jshamlet 708d 12h /
304 Modified TASK_SETUP to use the same macros as the rest of the task switcher and cleaned up the code some more. jshamlet 708d 12h /
303 Fixed working, but "incorrect" code (constants were right, but were named incorrectly jshamlet 709d 00h /
302 Corrected issue where register state wasn't being preserved for user function stubs,
Modified FREEMEM calc to use the region size constant.
jshamlet 709d 00h /
301 Adding actual task manager files jshamlet 710d 22h /
300 Adding core task manager assembly jshamlet 710d 22h /
299 Modified the status_led.vhd to slow down the DIM50PCT signal to 1/32 instead of 1/2 for use with shift-register based discrete LEDs and added the ability to chain the toggle signal to save on resources as well as synchronize the "toggling" jshamlet 712d 22h /
298 Fixed a long-standing bug in the SBC instruction where the 1 wasn't being added to complete the 2's complement of Rn. This was causing off-by-one errors in subtraction and negating carry only subtractions. jshamlet 714d 00h /
297 Fixed register map comments jshamlet 1004d 08h /
296 Removed parallel interface from o8_vector_rx.vhd, modified vector_tx.vhd to use a generic for it's seed value, slight formatting change on o8_elapsed_usec.vhd. jshamlet 1013d 00h /
295 Undoing previous revision. UART was fine, bug reporter was not. jshamlet 1016d 03h /
294 Fixed an ancient bug in the parity logic that had the parity inverted. jshamlet 1016d 08h /
293 Fixed formatting issue in o8_sync_serial where tabs were inserted instead of spaces and fixed column spacing as a result (purely cosmetic) jshamlet 1035d 08h /
292 Updated the o8_trig_delay entity by:
1) Added a global interrupt enable,
2) Added the ability to trigger on both the pre- and post-arm trigger input
3) Added the ability to read the external input on offset 7
jshamlet 1106d 08h /
291 Added Notepad++ language definition file for the Open8_II ISA jshamlet 1148d 22h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.