OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] - Rev 324

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
324 Modified the Open8 version of the multi-channel roll average code to have separate interrupt enables for average and flush operations. Note that the flush status bit should be checked by software prior to use if the Autoflush_On_Reset generic is set TRUE.

Also adding the ROMTAPE entity, which acts as a serial-access ROM for storing strings, arrays, etc. in order to alleviate pressure on the primary program ROM. It is intended for use with loops that load fixed content from ROM.
jshamlet 272d 00h /
323 Forgot to add files jshamlet 272d 23h /
322 Performance fixes for the LCD interface,
Fixed incorrect entity name for the dual LTC2355 IF,
Added a CPU-accessible 8-channel averager core and FIFO-style ROM
jshamlet 272d 23h /
321 Fixed issue with parity flag in receiver sticking jshamlet 376d 16h /
320 Inverted flow control signals to match EIA-232 specification jshamlet 378d 19h /
319 Fixed off-by-one error in channel count jshamlet 379d 22h /
318 Added o8_scale_conv.vhd and intdiv.vhd jshamlet 384d 00h /
317 Altered the reinit signal on teh adc128s022.vhd driver to be optional, and removed the "dead" signal from the upper level o8_de0_nano_adc_if.vhd code. jshamlet 397d 21h /
316 More code cleanup and comments,
Removed INT_VECTOR_n constants, as they are superfluous. There are no reasonable situations in which the constants would be altered.
jshamlet 397d 21h /
315 Added Terasic DE0 Nano ADC interface and rolling averager. jshamlet 397d 22h /
314 Code cleanup and added comments jshamlet 397d 23h /
313 Added all generics to package component jshamlet 398d 00h /
312 Added o8_timer24.vhd as a more flexible alternative to o8_sys_timer_ii.vhd.
Also cleaned up some comments in the HTML documentation
jshamlet 398d 00h /
311 Updated documentation to reflect generic switch controlling ROR/ROL behavior and the carry bit jshamlet 441d 21h /
310 Added optional DACadv signal to advance the PWM engine using an external signal. This is used to synchronize the DAC with other DACs or for streaming multiple streams across a high-speed serial link. jshamlet 469d 02h /
309 Comment cleanup jshamlet 479d 10h /
308 jshamlet 490d 16h /
307 Fixed comments on o8_version.vhd jshamlet 698d 02h /
306 Moved REINIT_TASK_TABLE_PTR call to INITIALIZE_TASK_STACK jshamlet 702d 04h /
305 More code cleanup - rearranged macros and moved stack init to separate macro jshamlet 702d 04h /
304 Modified TASK_SETUP to use the same macros as the rest of the task switcher and cleaned up the code some more. jshamlet 702d 04h /
303 Fixed working, but "incorrect" code (constants were right, but were named incorrectly jshamlet 702d 16h /
302 Corrected issue where register state wasn't being preserved for user function stubs,
Modified FREEMEM calc to use the region size constant.
jshamlet 702d 16h /
301 Adding actual task manager files jshamlet 704d 13h /
300 Adding core task manager assembly jshamlet 704d 13h /
299 Modified the status_led.vhd to slow down the DIM50PCT signal to 1/32 instead of 1/2 for use with shift-register based discrete LEDs and added the ability to chain the toggle signal to save on resources as well as synchronize the "toggling" jshamlet 706d 14h /
298 Fixed a long-standing bug in the SBC instruction where the 1 wasn't being added to complete the 2's complement of Rn. This was causing off-by-one errors in subtraction and negating carry only subtractions. jshamlet 707d 16h /
297 Fixed register map comments jshamlet 998d 00h /
296 Removed parallel interface from o8_vector_rx.vhd, modified vector_tx.vhd to use a generic for it's seed value, slight formatting change on o8_elapsed_usec.vhd. jshamlet 1006d 16h /
295 Undoing previous revision. UART was fine, bug reporter was not. jshamlet 1009d 19h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.