OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] - Rev 330

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
330 Updated to route RAM write fault signal and force CPU interrupts to task manager requirements. jshamlet 283d 05h /
329 Added a core that specifically supports the task switcher software. It merges o8_int_mgr16 with a wide register, allowing full control of I/O peripherals by the task switcher software. This also allows the task switcher to be enabled for the full 16 I/O write qualification lines, which had previously only been supported in the task data setup. jshamlet 283d 06h /
328 Documentation cleanup. Also added operand definitions. jshamlet 284d 03h /
327 More bug fixes:
Added write qual line to LTC2355 interface, fixed bug where output data was duplicating the lower byte in the averager, added an initial romtape.hex file
jshamlet 284d 07h /
326 Minor comment correction jshamlet 290d 04h /
325 Added the rest of the initializers to the signal assignments jshamlet 290d 06h /
324 Modified the Open8 version of the multi-channel roll average code to have separate interrupt enables for average and flush operations. Note that the flush status bit should be checked by software prior to use if the Autoflush_On_Reset generic is set TRUE.

Also adding the ROMTAPE entity, which acts as a serial-access ROM for storing strings, arrays, etc. in order to alleviate pressure on the primary program ROM. It is intended for use with loops that load fixed content from ROM.
jshamlet 290d 06h /
323 Forgot to add files jshamlet 291d 04h /
322 Performance fixes for the LCD interface,
Fixed incorrect entity name for the dual LTC2355 IF,
Added a CPU-accessible 8-channel averager core and FIFO-style ROM
jshamlet 291d 04h /
321 Fixed issue with parity flag in receiver sticking jshamlet 394d 21h /
320 Inverted flow control signals to match EIA-232 specification jshamlet 397d 00h /
319 Fixed off-by-one error in channel count jshamlet 398d 03h /
318 Added o8_scale_conv.vhd and intdiv.vhd jshamlet 402d 06h /
317 Altered the reinit signal on teh adc128s022.vhd driver to be optional, and removed the "dead" signal from the upper level o8_de0_nano_adc_if.vhd code. jshamlet 416d 02h /
316 More code cleanup and comments,
Removed INT_VECTOR_n constants, as they are superfluous. There are no reasonable situations in which the constants would be altered.
jshamlet 416d 02h /
315 Added Terasic DE0 Nano ADC interface and rolling averager. jshamlet 416d 03h /
314 Code cleanup and added comments jshamlet 416d 04h /
313 Added all generics to package component jshamlet 416d 06h /
312 Added o8_timer24.vhd as a more flexible alternative to o8_sys_timer_ii.vhd.
Also cleaned up some comments in the HTML documentation
jshamlet 416d 06h /
311 Updated documentation to reflect generic switch controlling ROR/ROL behavior and the carry bit jshamlet 460d 02h /
310 Added optional DACadv signal to advance the PWM engine using an external signal. This is used to synchronize the DAC with other DACs or for streaming multiple streams across a high-speed serial link. jshamlet 487d 08h /
309 Comment cleanup jshamlet 497d 15h /
308 jshamlet 508d 22h /
307 Fixed comments on o8_version.vhd jshamlet 716d 07h /
306 Moved REINIT_TASK_TABLE_PTR call to INITIALIZE_TASK_STACK jshamlet 720d 09h /
305 More code cleanup - rearranged macros and moved stack init to separate macro jshamlet 720d 09h /
304 Modified TASK_SETUP to use the same macros as the rest of the task switcher and cleaned up the code some more. jshamlet 720d 09h /
303 Fixed working, but "incorrect" code (constants were right, but were named incorrectly jshamlet 720d 21h /
302 Corrected issue where register state wasn't being preserved for user function stubs,
Modified FREEMEM calc to use the region size constant.
jshamlet 720d 21h /
301 Adding actual task manager files jshamlet 722d 19h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.