OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] - Rev 332

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
332 Added initial version of task manager project jshamlet 285d 08h /
331 Added custom SPI LCD interface (pending receive side) and watchdog timer. Also modified system timer II to use aliases jshamlet 285d 09h /
330 Updated to route RAM write fault signal and force CPU interrupts to task manager requirements. jshamlet 291d 15h /
329 Added a core that specifically supports the task switcher software. It merges o8_int_mgr16 with a wide register, allowing full control of I/O peripherals by the task switcher software. This also allows the task switcher to be enabled for the full 16 I/O write qualification lines, which had previously only been supported in the task data setup. jshamlet 291d 16h /
328 Documentation cleanup. Also added operand definitions. jshamlet 292d 13h /
327 More bug fixes:
Added write qual line to LTC2355 interface, fixed bug where output data was duplicating the lower byte in the averager, added an initial romtape.hex file
jshamlet 292d 18h /
326 Minor comment correction jshamlet 298d 15h /
325 Added the rest of the initializers to the signal assignments jshamlet 298d 16h /
324 Modified the Open8 version of the multi-channel roll average code to have separate interrupt enables for average and flush operations. Note that the flush status bit should be checked by software prior to use if the Autoflush_On_Reset generic is set TRUE.

Also adding the ROMTAPE entity, which acts as a serial-access ROM for storing strings, arrays, etc. in order to alleviate pressure on the primary program ROM. It is intended for use with loops that load fixed content from ROM.
jshamlet 298d 16h /
323 Forgot to add files jshamlet 299d 15h /
322 Performance fixes for the LCD interface,
Fixed incorrect entity name for the dual LTC2355 IF,
Added a CPU-accessible 8-channel averager core and FIFO-style ROM
jshamlet 299d 15h /
321 Fixed issue with parity flag in receiver sticking jshamlet 403d 08h /
320 Inverted flow control signals to match EIA-232 specification jshamlet 405d 11h /
319 Fixed off-by-one error in channel count jshamlet 406d 14h /
318 Added o8_scale_conv.vhd and intdiv.vhd jshamlet 410d 16h /
317 Altered the reinit signal on teh adc128s022.vhd driver to be optional, and removed the "dead" signal from the upper level o8_de0_nano_adc_if.vhd code. jshamlet 424d 13h /
316 More code cleanup and comments,
Removed INT_VECTOR_n constants, as they are superfluous. There are no reasonable situations in which the constants would be altered.
jshamlet 424d 13h /
315 Added Terasic DE0 Nano ADC interface and rolling averager. jshamlet 424d 14h /
314 Code cleanup and added comments jshamlet 424d 15h /
313 Added all generics to package component jshamlet 424d 16h /
312 Added o8_timer24.vhd as a more flexible alternative to o8_sys_timer_ii.vhd.
Also cleaned up some comments in the HTML documentation
jshamlet 424d 17h /
311 Updated documentation to reflect generic switch controlling ROR/ROL behavior and the carry bit jshamlet 468d 13h /
310 Added optional DACadv signal to advance the PWM engine using an external signal. This is used to synchronize the DAC with other DACs or for streaming multiple streams across a high-speed serial link. jshamlet 495d 18h /
309 Comment cleanup jshamlet 506d 02h /
308 jshamlet 517d 08h /
307 Fixed comments on o8_version.vhd jshamlet 724d 18h /
306 Moved REINIT_TASK_TABLE_PTR call to INITIALIZE_TASK_STACK jshamlet 728d 20h /
305 More code cleanup - rearranged macros and moved stack init to separate macro jshamlet 728d 20h /
304 Modified TASK_SETUP to use the same macros as the rest of the task switcher and cleaned up the code some more. jshamlet 728d 20h /
303 Fixed working, but "incorrect" code (constants were right, but were named incorrectly jshamlet 729d 08h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.