OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1021

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1021 *** empty log message *** rherveille 8012d 07h /
1020 Fixed several bugs
Working version, tested on Bender hardware
rherveille 8012d 07h /
1019 fixed some bugs detected by Bender hardware rherveille 8012d 07h /
1018 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 8012d 14h /
1017 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 8012d 14h /
1016 64 bytes is the smallest packet size. simons 8013d 06h /
1015 Host type was not recognized. simons 8013d 16h /
1014 added _JBLEN definition for or1k ivang 8014d 06h /
1013 ORP architecture supported. simons 8014d 08h /
1012 This commit was manufactured by cvs2svn to create tag 'rel_4'. 8015d 01h /
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 8015d 01h /
1010 Import ivang 8019d 04h /
1009 Import ivang 8019d 05h /
1008 Import ivang 8019d 05h /
1007 Import ivang 8019d 05h /
1006 Import ivang 8019d 05h /
1005 Import ivang 8019d 05h /
1004 Now every ramdisk image should have init program. simons 8019d 14h /
1003 cuc temporary files are deleted upon exiting markom 8019d 14h /
1002 Now every ramdisk image should have init program. simons 8019d 14h /
1001 fixed load/store state machine verilog generation errors markom 8019d 14h /
1000 IC/DC cache enable routines fixed. simons 8019d 15h /
999 Now every ramdisk image should have init program. simons 8019d 15h /
998 added missing fout initialization markom 8019d 17h /
997 PRINTF should be used instead of printf; command redirection repaired markom 8019d 18h /
996 some minor bugs fixed markom 8020d 17h /
995 This commit was manufactured by cvs2svn to create tag 'rel_3'. 8021d 00h /
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 8021d 00h /
993 Fixed IMMU bug. lampret 8021d 00h /
992 A bug when cache enabled and bus error comes fixed. simons 8021d 10h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.