OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 218

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8300d 14h /
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8302d 09h /
216 No longer needed. lampret 8307d 19h /
215 MP3 version. lampret 8307d 19h /
214 Removed redundant "long long" checks erez 8317d 21h /
213 Added test5 for DMA erez 8317d 22h /
212 Added DMA erez 8317d 22h /
211 Added check for "long long" erez 8317d 22h /
210 Updated debug. More cleanup. Added MAC. lampret 8321d 04h /
209 Update debug. lampret 8323d 09h /
208 Initial checkin with working port to or1k chris 8324d 20h /
207 Several major changes to allow gdb to work with an Or1k implementation
that does not need a writeable PC. This version will use the breakpoint
vector and install a new vector into the EPC register, and then single
step out of the breakpoint exception. The breakpoint exception vector
must include only 2 commands: l.rfe and l.nop. Anything else and this
gdb version will fail w/ or1ksim.		 chris 8325d 00h /
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.		 chris 8325d 00h /
205 Adding debug capabilities. Half done. lampret 8329d 04h /
204 Added function prototypes to stop gcc from complaining erez 8331d 19h /
203 Updated from xess branch. lampret 8333d 09h /
202 changed configure.in and acconfig.h to check for long long
reran autoheader & autoconf		 erez 8338d 16h /
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8338d 16h /
200 Initial import simons 8341d 23h /
199 Initial import simons 8342d 01h /
198 Moved from testbench.old simons 8344d 12h /
197 This is not used any more. simons 8344d 12h /
196 Configuration SPRs added. simons 8344d 12h /
195 New test added. simons 8344d 12h /
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8344d 20h /
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8344d 20h /
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8345d 05h /
191 Added UART jitter var to sim config chris 8346d 02h /
190 Added jitter initialization chris 8346d 02h /
189 fixed mode handling for tick facility chris 8346d 02h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.