OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 73

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8666d 20h /
72 Added 'how to build GNU tools' lampret 8671d 21h /
71 Clean two typos. lampret 8676d 23h /
70 Basic setjmp/longjmp are ready. lampret 8676d 23h /
69 Sim debug. lampret 8678d 21h /
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8678d 21h /
67 Added simulator "application load". lampret 8678d 21h /
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8678d 21h /
65 Added DMMU stats. lampret 8678d 21h /
64 SPR bit definition moved to spr_defs.h. lampret 8678d 21h /
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).		 lampret 8678d 21h /
62 OR1K DMMU model. lampret 8678d 21h /
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.		 joel 8693d 15h /
60 Memory model changed. lampret 8714d 00h /
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.		 joel 8714d 11h /
58 This commit was manufactured by cvs2svn to create tag 'newlib-1-8-2'. 8720d 09h /
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.		 joel 8720d 09h /
56 2000-08-30 Joel Sherrill <joel@OARcorp.com>

* Base import of unmodified newlib 1.8.2.		 joel 8720d 09h /
55 Added 'dv' command for dumping memory as verilog model. lampret 8729d 21h /
54 Regular maintenance. lampret 8729d 21h /
53 Added setjmp/longjmp. lampret 8734d 21h /
52 Comment character changed. lampret 8790d 17h /
51 Exception detection changed a bit. lampret 8790d 17h /
50 Added CURINSN macro. lampret 8790d 17h /
49 Changed simulation mode to non-virtual (real). lampret 8790d 17h /
48 Added CCR. lampret 8790d 17h /
47 Added interrupt recognition and better memory dump. lampret 8790d 17h /
46 Added srand(). lampret 8790d 17h /
45 Added NONE. lampret 8790d 17h /
44 %s bug fixed. lampret 8795d 22h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.