OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 824

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
824 fixed vectors .orgs of ram version markom 8141d 14h /
823 Added configuration parameter for specifying stdout file filename. ivang 8142d 09h /
822 bug fixed in crc calculation markom 8142d 15h /
821 ugly bug with duplicate redefined i removed markom 8144d 09h /
820 self check added markom 8144d 13h /
819 Physical address bug fixed. simons 8147d 08h /
818 crc added markom 8147d 09h /
817 Code cleaned. simons 8147d 12h /
816 memory/flash copy/boot; default src_addr; dhry added; memmove added; tftp.c moved to load.c markom 8147d 13h /
815 Elf support added. simons 8148d 02h /
814 flash driver added markom 8148d 09h /
813 elf support added markom 8148d 10h /
812 new number parsing, ip parsing markom 8148d 10h /
811 This commit was manufactured by cvs2svn to create tag 'initial'. 8148d 13h /
810 This commit was generated by cvs2svn to compensate for changes in r809,
which included commits to RCS files with non-trunk default branches.
simons 8148d 13h /
809 ORP monitor simons 8148d 13h /
808 Elf support added. simons 8148d 13h /
807 sched files moved to support dir markom 8149d 16h /
806 uart now partially uses scheduler markom 8149d 16h /
805 kbd, fb, vga devices now uses scheduler markom 8149d 16h /
804 memory regions can now overlap with MC -- not according to MC spec markom 8150d 10h /
803 Free irq handler fixed. simons 8153d 03h /
802 Cache and tick timer tests fixed. simons 8154d 14h /
801 l.muli instruction added markom 8156d 10h /
800 Bug fixed. simons 8157d 08h /
799 Wrapping around 512k boundary to simulate real hw. simons 8161d 01h /
798 Hardware scroll added. This possible due to the fact that crt is wrapping around 512k boundary. simons 8161d 01h /
797 Changed hardcoded address for fake MC to use a define. lampret 8161d 02h /
796 Removed unused ports wb_clki and wb_rst_i lampret 8161d 02h /
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8161d 07h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.