OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 53

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 8015d 17h /
52 Oops, never before noticed that OC header is missing mihad 8015d 21h /
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 8015d 21h /
50 Got rid of undef directives mihad 8018d 13h /
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 8018d 13h /
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 8018d 13h /
47 Known issues repaired mihad 8018d 19h /
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 8023d 13h /
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8024d 19h /
44 Added for testing of Configuration Cycles Type 1 mihad 8024d 20h /
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8024d 20h /
42 Removed out of date files mihad 8036d 20h /
41 This commit was manufactured by cvs2svn to create tag 'rel_00'. 8115d 11h /
40 From these Wrod files PDF were created - added future improvements tadej 8115d 11h /
39 File not needed tadej 8115d 11h /
38 This file is not needed tadej 8115d 14h /
37 These files are not needed any more tadej 8115d 14h /
36 *** empty log message *** tadej 8115d 15h /
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8169d 22h /
34 Added missing include statements mihad 8184d 21h /
33 Added some testcases, removed un-needed fifo signals mihad 8185d 18h /
32 Added include statement that was missing and causing errors mihad 8193d 15h /
31 User defined constants used for Test Application tadej 8196d 10h /
30 Example of PCI testbench log file mihad 8196d 18h /
29 Xilinx synthesys log file tadej 8196d 21h /
28 pci/doc/pci_databook.pdf tadej 8197d 16h /
27 Modified testbench and fixed some bugs mihad 8199d 13h /
26 Modified testbench and fixed some bugs mihad 8199d 14h /
25 *** empty log message *** mihad 8217d 12h /
24 *** empty log message *** mihad 8217d 12h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.