OpenCores
URL https://opencores.org/ocsvn/pltbutils/pltbutils/trunk

Subversion Repositories pltbutils

[/] - Rev 81

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 dev0007 - specification_pltbutils.docx : rev 0.5:
Updates for alpha0007: added example testbench
where the testcase process is instansiated in the
testbench top (tb_example1). The old example
where the testcase process is located in a VHDL
component of its own, is now called example_tb2.		 pela 3863d 07h /
80 dev0007 - created modelsim_tb_example1/run/run.do, run_bugfixed.do pela 3863d 08h /
79 dev0007 - created modelsim_tb_example1/bin/comp.do, tc1.do, wave.do pela 3863d 08h /
78 dev0007 - created tb_example1.vhd and tb_example1_files.vhd pela 3863d 08h /
77 dev0007 - renamed template2/tb/tc_template*.* to tb/tc_template2*.* pela 3863d 08h /
76 dev 0007 - Updated template2/*.* pela 3863d 08h /
75 dev0007 - created tb_template1.vhd and tb_template1_files.lst . pela 3863d 08h /
74 dev0007 - renamed tb/tc_template*.* to tb/tc_template2*.* pela 3863d 08h /
73 dev0007 - moved templates/vhdl/*.* to templates/vhdl/template2/ pela 3863d 08h /
72 dev0007 - created templates/template1/ and .../template2 pela 3863d 08h /
71 dev0007 - Renamed template/ to templates/ pela 3863d 08h /
70 dev0007 - sim/modelsim_tb_example1/bin/, log/, run/ : created pela 3863d 09h /
69 dev0007 - sim/modelsim_tb_example1: created. pela 3863d 09h /
68 dev0007 - examples/vhdl/tb_example1/: created. pela 3863d 09h /
67 dev0007 - renamed sim/bench_sim/ to sim/modelsim_tb_pltbutils/ pela 3863d 09h /
66 dev0007 - renamed sim/example_sim/ to sim/modelsim_tb_example2/bin pela 3863d 09h /
65 dev0007 - examples/vhdl/tb_example2/*.*: renamed entity tb/tc_example to tb/tc_example2 pela 3863d 09h /
64 dev0007 - sim/example_sim/*.* : updates for the previous renaming of example/vhdl/*.* to examples/vhdl/example2/*.* pela 3863d 09h /
63 dev0007 - renamed examples/vhdl/example2/tb_example2/tb_example*.* to tb_example2*.* pela 3863d 10h /
62 dev0007 - renamed examples/vhdl/example2/ to .../tb_example2/ pela 3863d 10h /
61 dev0007 - moved dut_example.vhd and dut_example_files.lst from examples/vhdl/example2/ to ../rtl_example/ pela 3863d 10h /
60 dev0007 - examples/vhdl/rtl_example: created. pela 3863d 10h /
59 Moved example files from examples/vhdl/ to examples/vhdl/example2/ pela 3863d 10h /
58 Moved example files from examples/vhdl/ to examples/vhdl/example2/ pela 3863d 10h /
57 Created directory examples/vhdl/example2/ pela 3863d 10h /
56 Renamed example/ to examples/ pela 3863d 10h /
55 Branching trunk to branches/dev0007 pela 3863d 10h /
54 Tagged trunk to tags/alpha0006 pela 3867d 08h /
53 alpha0006 - release_note.txt: Updates for alpha0006. pela 3867d 08h /
52 alpha0006 - specification_pltbutils.pdf:
Rev 0.4 - Updates for alpha0006: Text modified in numerous places to reflect that PlTbUtils is now using the variable pltbv and the signal pltbs for control and status, instead of the previous shared variable and global signals.		 pela 3867d 09h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.