OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 22

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 Pad sdram clock added dinesha 4534d 23h /
21 Clean up dinesha 4534d 23h /
20 8 Bit SDARM support is added dinesha 4536d 17h /
19 8 Bit SDRAM Support added dinesha 4536d 17h /
18 8 Bit SDRAM Support is added dinesha 4536d 17h /
17 micron 8 bit memory models are added into svn dinesha 4536d 18h /
16 8 Bit SDRAM Support is added dinesha 4536d 18h /
15 Port cleanup dinesha 4539d 18h /
14 Unnecessary device config are removed dinesha 4539d 18h /
13 column bit are made progrmmable dinesha 4539d 19h /
12 Column Bits are made programmable dinesha 4539d 19h /
11 SDRAM Specification document added into SVN dinesha 4542d 19h /
10 Waveform files are added into SVN dinesha 4542d 20h /
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4543d 19h /
8 test bench files are added into SVN dinesha 4543d 19h /
7 SDRAM Memory Models are added into SVN dinesha 4543d 19h /
6 Golden Log files are added into SVN dinesha 4543d 20h /
5 Run files are updated into SVN dinesha 4543d 20h /
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4544d 17h /
3 SDRAM controller core files are checked in dinesha 4551d 03h /
2 dinesha 4553d 19h /
1 The project and the structure was created root 4557d 19h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.