OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 30

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4584d 00h /
29 SDRAM top and core related run file list are added into svn dinesha 4584d 00h /
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4584d 00h /
27 Golden log file corresponds the SDRAM core level test case are added into svn dinesha 4584d 23h /
26 invalid log files are removed dinesha 4584d 23h /
25 tb.sv is renamed as tb_top dinesha 4584d 23h /
24 Clean Up dinesha 4584d 23h /
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4586d 04h /
22 Pad sdram clock added dinesha 4586d 04h /
21 Clean up dinesha 4586d 04h /
20 8 Bit SDARM support is added dinesha 4587d 23h /
19 8 Bit SDRAM Support added dinesha 4587d 23h /
18 8 Bit SDRAM Support is added dinesha 4587d 23h /
17 micron 8 bit memory models are added into svn dinesha 4587d 23h /
16 8 Bit SDRAM Support is added dinesha 4587d 23h /
15 Port cleanup dinesha 4591d 00h /
14 Unnecessary device config are removed dinesha 4591d 00h /
13 column bit are made progrmmable dinesha 4591d 00h /
12 Column Bits are made programmable dinesha 4591d 00h /
11 SDRAM Specification document added into SVN dinesha 4594d 01h /
10 Waveform files are added into SVN dinesha 4594d 01h /
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4595d 01h /
8 test bench files are added into SVN dinesha 4595d 01h /
7 SDRAM Memory Models are added into SVN dinesha 4595d 01h /
6 Golden Log files are added into SVN dinesha 4595d 01h /
5 Run files are updated into SVN dinesha 4595d 01h /
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4595d 22h /
3 SDRAM controller core files are checked in dinesha 4602d 08h /
2 dinesha 4605d 01h /
1 The project and the structure was created root 4609d 00h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.