OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 33

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
33 clean up dinesha 4520d 18h /
32 Debug is enable through +define dinesha 4522d 17h /
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4522d 17h /
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4522d 17h /
29 SDRAM top and core related run file list are added into svn dinesha 4522d 17h /
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4522d 17h /
27 Golden log file corresponds the SDRAM core level test case are added into svn dinesha 4523d 15h /
26 invalid log files are removed dinesha 4523d 15h /
25 tb.sv is renamed as tb_top dinesha 4523d 16h /
24 Clean Up dinesha 4523d 16h /
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4524d 21h /
22 Pad sdram clock added dinesha 4524d 21h /
21 Clean up dinesha 4524d 21h /
20 8 Bit SDARM support is added dinesha 4526d 16h /
19 8 Bit SDRAM Support added dinesha 4526d 16h /
18 8 Bit SDRAM Support is added dinesha 4526d 16h /
17 micron 8 bit memory models are added into svn dinesha 4526d 16h /
16 8 Bit SDRAM Support is added dinesha 4526d 16h /
15 Port cleanup dinesha 4529d 16h /
14 Unnecessary device config are removed dinesha 4529d 17h /
13 column bit are made progrmmable dinesha 4529d 17h /
12 Column Bits are made programmable dinesha 4529d 17h /
11 SDRAM Specification document added into SVN dinesha 4532d 18h /
10 Waveform files are added into SVN dinesha 4532d 18h /
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4533d 17h /
8 test bench files are added into SVN dinesha 4533d 18h /
7 SDRAM Memory Models are added into SVN dinesha 4533d 18h /
6 Golden Log files are added into SVN dinesha 4533d 18h /
5 Run files are updated into SVN dinesha 4533d 18h /
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4534d 15h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.