OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 57

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 Synthesis constraints are added dinesha 4506d 18h /
56 FPGA Synth optimisation dinesha 4506d 19h /
55 FPGA Synthesis timing optimisation dinesha 4506d 19h /
54 FPGA Timing Optimisation dinesha 4509d 17h /
53 Test bench upgradation dinesha 4510d 17h /
52 Documentation update for request control and transfer control block dinesha 4510d 17h /
51 FPGA relating timing optimisation done dinesha 4510d 18h /
50 Bug fix the request length is fixe dinesha 4512d 22h /
49 clean up dinesha 4513d 20h /
48 top-level cleanup dinesha 4513d 21h /
47 SDRAM bus converter bug fix and top-level signal clean up dinesha 4513d 21h /
46 test bench upgrade + rtl cleanup dinesha 4515d 21h /
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4516d 02h /
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4518d 00h /
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4518d 01h /
42 Bug fix in read access is fixed dinesha 4518d 02h /
41 Updated Spec ver 0.1 is added back to svn dinesha 4518d 03h /
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 4518d 20h /
39 Test Bench upgradation with bigger data burst size dinesha 4518d 20h /
38 Port Name clean up dinesha 4520d 01h /
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4520d 03h /
36 Clean up dinesha 4520d 18h /
35 Updated the New Documents - ver 0.1 dinesha 4520d 19h /
34 Removed the older version dinesha 4520d 20h /
33 clean up dinesha 4520d 20h /
32 Debug is enable through +define dinesha 4522d 19h /
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4522d 19h /
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4522d 19h /
29 SDRAM top and core related run file list are added into svn dinesha 4522d 19h /
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4522d 19h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.