OpenCores
URL https://opencores.org/ocsvn/spi_boot/spi_boot/trunk

Subversion Repositories spi_boot

[/] - Rev 69

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 This commit was manufactured by cvs2svn to create tag 'rel_2_0_rev_B'. 6217d 10h /
68 This commit was manufactured by cvs2svn to create tag 'rel_1_0_rev_A'. 6217d 10h /
67 added fix note for
"MD55 assumed to be nonexistent for MMC"		 arniml 6217d 10h /
66 fix bug
"CMD55 assumed to be nonexistent for MMC"		 arniml 6217d 10h /
65 This commit was manufactured by cvs2svn to create tag
'rel_3_2_rev_C_docsrc'.		 6217d 10h /
64 revision 3.3:
* additional check for illegal command on ACMD41
* extension of set selection vector		 arniml 6217d 10h /
63 additional check for illegal command on ACMD41 arniml 6217d 10h /
62 use linker option to strip executable arniml 6217d 11h /
61 follow change of set_sel_i width arniml 6218d 11h /
60 enlarge set_sel_i input to fill all upper bits of the 32 bit address vector arniml 6218d 11h /
59 added bug report
"CMD55 assumed to be nonexistent for MMC"		 arniml 6219d 14h /
58 fix type handling of resets arniml 6380d 16h /
57 disable outputs with reset arniml 6547d 11h /
56 source code kindly provided by Michael Libeskind arniml 6660d 22h /
55 document rev. 3.2 arniml 6726d 17h /
54 revision 3.2:
+ detailed description of generic parameters
+ formatting and typos fixed		 arniml 6726d 17h /
53 fix last set number arniml 6726d 18h /
52 fix typo arniml 6726d 19h /
51 revision 3.1:
+ formatting corrected		 arniml 7060d 23h /
50 document rev. 3.1 arniml 7060d 23h /
49 add doc directory to project structure arniml 7062d 13h /
48 add ram_loader and related testbench arniml 7062d 13h /
47 schematic revision C arniml 7062d 13h /
46 document rev. 3.0 arniml 7062d 13h /
45 revision 3.0:
+ added detached output
+ describe interfacing on data port
+ several improvements		 arniml 7062d 13h /
44 add detached output arniml 7062d 13h /
43 add new testbench for ram_loader arniml 7066d 16h /
42 initial check-in arniml 7066d 16h /
41 rework for detached_i information arniml 7066d 17h /
40 add new port detached_o arniml 7069d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.