OpenCores
URL https://opencores.org/ocsvn/t51/t51/trunk

Subversion Repositories t51

[/] - Rev 39

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
39 some updates for T8032 andreas 6756d 01h /
38 some updates andreas 6765d 08h /
37 some updates andreas 6765d 08h /
36 some updates andreas 6765d 12h /
35 some updates andreas 6765d 12h /
34 bugfix for mode 0 andreas 6774d 04h /
33 bugfix for JBC instruction andreas 6786d 09h /
32 bugfix for two subsequent movx instructions andreas 6823d 04h /
31 update andreas 6909d 03h /
30 Made some bugfixes andreas 6910d 06h /
29 Removed UNISIM library jesus 7920d 10h /
28 Added -n option and component declaration jesus 7948d 07h /
27 Added Leonardo .ucf generation jesus 7948d 07h /
26 Updated for ISE 5.1 jesus 7955d 03h /
25 Fixed typo jesus 7964d 19h /
24 Fixed for ISE 5.1 jesus 7964d 19h /
23 Xilinx SSRAM, initial release jesus 7974d 21h /
22 Removed write through jesus 8002d 18h /
21 no message jesus 8002d 22h /
20 Added support for XST jesus 8029d 10h /
19 Updated for wishbone jesus 8097d 23h /
18 Initial release jesus 8097d 23h /
17 Changed baud rate jesus 8097d 23h /
16 Initial release jesus 8097d 23h /
15 Fixed wide rom .ucf generation jesus 8107d 22h /
14 Now it seems to work jesus 8107d 22h /
13 Fixed xilinx ROM generation jesus 8109d 02h /
12 Imported File Structure jesus 8109d 07h /
11 Imprted File Structure jesus 8109d 08h /
10 Imported File Structure jesus 8109d 11h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.