OpenCores
URL https://opencores.org/ocsvn/t51/t51/trunk

Subversion Repositories t51

[/] - Rev 40

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 *** empty log message *** andreas 6770d 03h /
39 some updates for T8032 andreas 6770d 03h /
38 some updates andreas 6779d 10h /
37 some updates andreas 6779d 10h /
36 some updates andreas 6779d 13h /
35 some updates andreas 6779d 14h /
34 bugfix for mode 0 andreas 6788d 06h /
33 bugfix for JBC instruction andreas 6800d 11h /
32 bugfix for two subsequent movx instructions andreas 6837d 06h /
31 update andreas 6923d 05h /
30 Made some bugfixes andreas 6924d 08h /
29 Removed UNISIM library jesus 7934d 12h /
28 Added -n option and component declaration jesus 7962d 09h /
27 Added Leonardo .ucf generation jesus 7962d 09h /
26 Updated for ISE 5.1 jesus 7969d 05h /
25 Fixed typo jesus 7978d 21h /
24 Fixed for ISE 5.1 jesus 7978d 21h /
23 Xilinx SSRAM, initial release jesus 7988d 23h /
22 Removed write through jesus 8016d 20h /
21 no message jesus 8017d 00h /
20 Added support for XST jesus 8043d 12h /
19 Updated for wishbone jesus 8112d 01h /
18 Initial release jesus 8112d 01h /
17 Changed baud rate jesus 8112d 01h /
16 Initial release jesus 8112d 01h /
15 Fixed wide rom .ucf generation jesus 8122d 00h /
14 Now it seems to work jesus 8122d 00h /
13 Fixed xilinx ROM generation jesus 8123d 04h /
12 Imported File Structure jesus 8123d 09h /
11 Imprted File Structure jesus 8123d 09h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.