OpenCores
URL https://opencores.org/ocsvn/t51/t51/trunk

Subversion Repositories t51

[/] - Rev 41

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 some updates andreas 6835d 22h /
40 *** empty log message *** andreas 6835d 22h /
39 some updates for T8032 andreas 6835d 22h /
38 some updates andreas 6845d 05h /
37 some updates andreas 6845d 05h /
36 some updates andreas 6845d 09h /
35 some updates andreas 6845d 09h /
34 bugfix for mode 0 andreas 6854d 01h /
33 bugfix for JBC instruction andreas 6866d 06h /
32 bugfix for two subsequent movx instructions andreas 6903d 01h /
31 update andreas 6989d 00h /
30 Made some bugfixes andreas 6990d 03h /
29 Removed UNISIM library jesus 8000d 07h /
28 Added -n option and component declaration jesus 8028d 04h /
27 Added Leonardo .ucf generation jesus 8028d 04h /
26 Updated for ISE 5.1 jesus 8035d 00h /
25 Fixed typo jesus 8044d 16h /
24 Fixed for ISE 5.1 jesus 8044d 16h /
23 Xilinx SSRAM, initial release jesus 8054d 18h /
22 Removed write through jesus 8082d 15h /
21 no message jesus 8082d 19h /
20 Added support for XST jesus 8109d 07h /
19 Updated for wishbone jesus 8177d 20h /
18 Initial release jesus 8177d 20h /
17 Changed baud rate jesus 8177d 20h /
16 Initial release jesus 8177d 20h /
15 Fixed wide rom .ucf generation jesus 8187d 19h /
14 Now it seems to work jesus 8187d 19h /
13 Fixed xilinx ROM generation jesus 8188d 23h /
12 Imported File Structure jesus 8189d 04h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.