OpenCores
URL https://opencores.org/ocsvn/t51/t51/trunk

Subversion Repositories t51

[/] - Rev 43

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
43 bugfix for interrupts at stalled instructions andreas 6721d 15h /
42 *** empty log message *** andreas 6740d 14h /
41 some updates andreas 6740d 14h /
40 *** empty log message *** andreas 6740d 14h /
39 some updates for T8032 andreas 6740d 14h /
38 some updates andreas 6749d 21h /
37 some updates andreas 6749d 21h /
36 some updates andreas 6750d 01h /
35 some updates andreas 6750d 01h /
34 bugfix for mode 0 andreas 6758d 17h /
33 bugfix for JBC instruction andreas 6770d 22h /
32 bugfix for two subsequent movx instructions andreas 6807d 17h /
31 update andreas 6893d 16h /
30 Made some bugfixes andreas 6894d 19h /
29 Removed UNISIM library jesus 7904d 23h /
28 Added -n option and component declaration jesus 7932d 20h /
27 Added Leonardo .ucf generation jesus 7932d 20h /
26 Updated for ISE 5.1 jesus 7939d 16h /
25 Fixed typo jesus 7949d 08h /
24 Fixed for ISE 5.1 jesus 7949d 08h /
23 Xilinx SSRAM, initial release jesus 7959d 10h /
22 Removed write through jesus 7987d 07h /
21 no message jesus 7987d 11h /
20 Added support for XST jesus 8013d 23h /
19 Updated for wishbone jesus 8082d 12h /
18 Initial release jesus 8082d 12h /
17 Changed baud rate jesus 8082d 12h /
16 Initial release jesus 8082d 12h /
15 Fixed wide rom .ucf generation jesus 8092d 11h /
14 Now it seems to work jesus 8092d 11h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.