OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 71

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
71 no arbiter in wb_b3_ram_be unneback 4686d 03h /
70 no arbiter in wb_b3_ram_be unneback 4686d 03h /
69 no arbiter in wb_b3_ram_be unneback 4686d 03h /
68 ram_be updated to optional mem_size unneback 4686d 03h /
67 support up to 8 wbm on arbiter unneback 4687d 02h /
66 RAM_BE ack_o vector unneback 4725d 01h /
65 RAM_BE system verilog version unneback 4725d 02h /
64 SPR reset value unneback 4725d 03h /
63 WB_B3_RAM_BE updates, bte port map + define dependency unneback 4725d 03h /
62 WB_B3_RAM_BE updates, bte port map + define dependency unneback 4725d 03h /
61 WB_B3_RAM_BE updates, bte port map + define dependency unneback 4725d 03h /
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 4726d 22h /
59 added WB RAM B3 with byte enable unneback 4727d 23h /
58 corrected EXT unit, rewrite of FF1, FL1 unneback 4744d 05h /
57 corrected EXT unit, rewrite of FF1, FL1 unneback 4744d 05h /
56 WB B4 RAM we fix unneback 4756d 22h /
55 added WB_B4RAM with byte enable unneback 4759d 05h /
54 added WB_B4RAM with byte enable unneback 4759d 05h /
53 added WB_B4RAM with byte enable unneback 4759d 05h /
52 added WB_B4RAM with byte enable unneback 4759d 05h /
51 added WB_B4RAM with byte enable unneback 4759d 05h /
50 added WB_B4RAM with byte enable unneback 4759d 05h /
49 added WB_B4RAM with byte enable unneback 4759d 05h /
48 wb updated unneback 4765d 23h /
47 added help program for LFSR counters unneback 4861d 02h /
46 updated parity unneback 4862d 04h /
45 updated timing in io models unneback 4863d 22h /
44 added target independet IO functionns unneback 4866d 22h /
43 added logic for parity generation and check unneback 4871d 01h /
42 updated mux_andor unneback 4875d 01h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.