OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] - Rev 46

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
46 cosmetic updates unneback 5225d 04h /
45 added unneback 5225d 06h /
44 registered row comparison unneback 5227d 06h /
43 unneback 5227d 11h /
42 added pipeline stage for egress FIFO readot unneback 5227d 19h /
41 Added two alternate data capture functions. mikaeljf 5228d 03h /
40 updated fifo interfaces with re/rd and we/wr unneback 5228d 10h /
39 updated FIFO and SDR 16 unneback 5228d 21h /
38 casex in rw state to save logic unneback 5231d 05h /
37 unneback 5231d 19h /
36 unneback 5231d 20h /
35 work for limited test case unneback 5232d 03h /
34 added unneback 5232d 03h /
33 work for limited test case, no cke inhibit for fifo empty unneback 5232d 06h /
32 Updated the testbench to match the new wishbone interface. mikaeljf 5235d 10h /
31 Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts. mikaeljf 5237d 03h /
30 Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts. mikaeljf 5237d 03h /
29 Adapted the test bench to the new wishbone interface. mikaeljf 5241d 03h /
28 Fixed typos and updated the rtl Makefile and Altera-Modelsim script. Modified the counter-excel file and added missing module 'dff_sr.v'. mikaeljf 5241d 05h /
27 unneback 5244d 20h /
26 compiles OK, not simulated unneback 5246d 19h /
25 unneback 5246d 22h /
24 Updated the memory controller according to recent update of Versatile_counter. Modified the rtl Makefile and added an excel file with counter definitions. mikaeljf 5247d 09h /
23 Removed redundant code. mikaeljf 5255d 02h /
22 Updated the Altera timing constraints file, also minor updates of defines file and Makefile. mikaeljf 5256d 22h /
21 Updated the Altera timing constraints file (.sdc). mikaeljf 5261d 01h /
20 Minor update of sdc-file. mikaeljf 5263d 02h /
19 Added do-file for Modelsim waveform viewer. mikaeljf 5269d 07h /
18 Updated the rtl/verilog Makefile and the bench Makefile. mikaeljf 5270d 04h /
17 Modified rtl Makefile and tb_defines.v mikaeljf 5273d 03h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.