OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [.] - Rev 142

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
142 Typo fixed. igorm 7411d 08h /.
141 data_cnt_lim length changed to reduce number of warnings. igorm 7412d 03h /.
140 CRC checking of incoming CRC added to all tasks. igorm 7412d 18h /.
139 New release of the debug interface (3rd. release). igorm 7414d 21h /.
138 Temp version before changing dbg interface. igorm 7421d 01h /.
137 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7425d 02h /.
136 Table describing chain codes added. igorm 7425d 02h /.
135 'hz changed to 1'hz because Icarus complains. igorm 7428d 01h /.
134 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7429d 00h /.
133 This commit was manufactured by cvs2svn to create tag 'highland_ver1'. 7429d 00h /.
132 Documentation updated. Many missing things added. igorm 7429d 00h /.
131 Documentation updated. Many missing things added. igorm 7429d 00h /.
130 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7470d 23h /.
129 New documentation. mohor 7470d 23h /.
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.		 mohor 7473d 07h /.
127 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7476d 06h /.
126 run_sim.scr renamed to run_sim for VATS. mohor 7476d 06h /.
125 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7478d 03h /.
124 Display for VATS added. mohor 7478d 03h /.
123 All flipflops are reset. mohor 7478d 03h /.
122 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7481d 03h /.
121 Port signals are all set to zero after reset. mohor 7481d 03h /.
120 test stall_test added. mohor 7481d 06h /.
119 cpu_stall_o activated as soon as bp occurs. mohor 7481d 07h /.
118 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7483d 03h /.
117 Define name changed. mohor 7483d 03h /.
116 Data latching changed when testing WB. mohor 7483d 03h /.
115 More debug data added. mohor 7483d 07h /.
114 CRC generation iand verification in bench changed. mohor 7483d 08h /.
113 IDCODE test improved. mohor 7483d 09h /.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.