OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [.] - Rev 28

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 *** empty log message *** rherveille 7892d 08h /.
27 Cleaned up code rherveille 7892d 08h /.
26 *** empty log message *** rherveille 7895d 16h /.
25 Added timing tests to i2c_model.
Updated testbench.		 rherveille 7923d 13h /.
24 Fixed some reported minor start/stop generation timing issuess. rherveille 7923d 13h /.
23 *** empty log message *** rherveille 8050d 18h /.
22 Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment. rherveille 8060d 23h /.
21 no message rherveille 8147d 00h /.
20 Added Appendix A rherveille 8147d 00h /.
19 Fixed some race conditions in the i2c-slave model.
Added debug information.
Added headers.		 rherveille 8150d 20h /.
18 no message rherveille 8177d 16h /.
17 C-include file.
Initial release		 rherveille 8265d 21h /.
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8277d 20h /.
15 Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
Code updated, is now up-to-date to doc. rev.0.4.
Added headers.		 rherveille 8282d 19h /.
14 Fixed wb_ack_o generation bug.
Fixed bug in the byte_controller statemachine.
Added headers.		 rherveille 8282d 19h /.
13 Fixed some synthesis warnings. rherveille 8293d 23h /.
12 no message rherveille 8299d 15h /.
11 Changed RST_LVL define to parameter. rherveille 8302d 22h /.
10 Created new directory structure.
Added Verilog version.		 rherveille 8324d 19h /.
9 Created directory structure (documentation, vhdl, verilog) rherveille 8394d 14h /.
8 Created directory structure (documentation, vhdl, verilog) rherveille 8394d 14h /.
7 added some remarks, fixed some sensitivity lists rherveille 8463d 16h /.
6 fixed typo txt -> txr rherveille 8467d 20h /.
5 fixed an incomplete sensitivity list on assign_dato process rherveille 8474d 18h /.
4 WISHBONE I2C Master Core: initial release rherveille 8526d 21h /.
3 This commit was manufactured by cvs2svn to create tag 'first'. 8588d 21h /.
2 initial release rherveille 8588d 21h /.
1 Standard project directories initialized by cvs2svn. 8588d 21h /.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.