OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [.] - Rev 57

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 fixed short scl high pulse after clock stretch
fixed slave model not returning correct '(n)ack' signal		 rherveille 6495d 00h /.
56 Fixed Tsu:sta timing check.
Added Thd:sta timing check.		 rherveille 7047d 21h /.
55 Fixed register overwrite issue.
Removed full_case pragma, replaced it by a default statement.		 rherveille 7048d 23h /.
54 Fixed scl, sda delay. rherveille 7048d 23h /.
53 Fixed previous fix :) Made a variable vs signal mistake. rherveille 7344d 21h /.
52 Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit. rherveille 7344d 22h /.
51 Fixed simulation issue when writing to CR register rherveille 7398d 22h /.
50 *** empty log message *** rherveille 7413d 17h /.
49 Added testbench rherveille 7413d 17h /.
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 7415d 01h /.
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7423d 21h /.
46 Fixed slave address MSB='1' bug rherveille 7498d 22h /.
45 Added slave address configurability rherveille 7498d 22h /.
44 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7584d 00h /.
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 7584d 00h /.
42 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7593d 22h /.
41 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7593d 22h /.
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7593d 22h /.
39 Forgot an 'end if' :-/ rherveille 7613d 18h /.
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.		 rherveille 7617d 02h /.
37 Fixed a type in example 1
Changed 'RW' to 'W' in command register description.
Changed 'RW' to 'W' in transmit register description.		 rherveille 7653d 17h /.
36 Fixed cmd_ack generation item (no bug). rherveille 7768d 18h /.
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7802d 09h /.
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7806d 07h /.
33 Fixed a bug in the Command Register declaration. rherveille 7828d 16h /.
32 Multi-master capabilities added to the core. Changed documentation accordingly.
Updated some timing diagrams.		 rherveille 7838d 15h /.
31 Core is now a Multimaster I2C controller. rherveille 7842d 17h /.
30 Small code simplifications rherveille 7842d 17h /.
29 Core is now a Multimaster I2C controller rherveille 7842d 18h /.
28 *** empty log message *** rherveille 7868d 10h /.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.