OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] [rtl/] - Rev 186

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
186 root 5534d 14h /8051/tags/rel_1/rtl
185 root 5590d 15h /8051/tags/rel_1/rtl
147 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7719d 12h /8051/tags/rel_1/rtl
146 fix bug in movc intruction. simont 7719d 12h /8051/tags/rel_1/rtl
145 fix bug in case of sequence of inc dptr instrucitons. simont 7724d 16h /8051/tags/rel_1/rtl
144 chsnge comp.des to des1 simont 7724d 16h /8051/tags/rel_1/rtl
143 add wire sub_result, conect it to des_acc and des1. simont 7724d 16h /8051/tags/rel_1/rtl
142 optimize state machine. simont 7725d 18h /8051/tags/rel_1/rtl
141 remove define OC8051_AS2_PCL, chane signal src_sel2 to 2 bit wide. simont 7725d 19h /8051/tags/rel_1/rtl
140 cahnge assigment to pc_wait (remove istb_o) simont 7725d 19h /8051/tags/rel_1/rtl
139 add aditional alu destination to solve critical path. simont 7726d 13h /8051/tags/rel_1/rtl
138 Change buffering to save one clock per instruction. simont 7726d 13h /8051/tags/rel_1/rtl
137 change to fit xrom. simont 7726d 18h /8051/tags/rel_1/rtl
136 registering outputs. simont 7726d 18h /8051/tags/rel_1/rtl
135 prepared start of receiving if ren is not active. simont 7732d 17h /8051/tags/rel_1/rtl
134 fix bug in case execution of two data dependent instructions. simont 7732d 17h /8051/tags/rel_1/rtl
133 fix bug in substraction. simont 7732d 20h /8051/tags/rel_1/rtl
132 change branch instruction execution (reduse needed clock periods). simont 7736d 12h /8051/tags/rel_1/rtl
128 chance idat_ir to 24 bit wide simont 7745d 19h /8051/tags/rel_1/rtl
127 fix bug (cyc_o and stb_o) simont 7745d 19h /8051/tags/rel_1/rtl
126 define OC8051_XILINX_RAMB added simont 7745d 19h /8051/tags/rel_1/rtl
123 fiz bug iv pcs operation. simont 7747d 14h /8051/tags/rel_1/rtl
122 deifne OC8051_ROM added simont 7750d 19h /8051/tags/rel_1/rtl
121 Change pc add value from 23'h to 16'h simont 7750d 19h /8051/tags/rel_1/rtl
120 defines for pherypherals added simont 7751d 16h /8051/tags/rel_1/rtl
119 remove signal sbuf_txd [12:11] simont 7751d 20h /8051/tags/rel_1/rtl
118 change wr_sft to 2 bit wire. simont 7752d 12h /8051/tags/rel_1/rtl
117 Register oc8051_sfr dato output, add signal wait_data. simont 7752d 13h /8051/tags/rel_1/rtl
116 change sfr's interface. simont 7754d 14h /8051/tags/rel_1/rtl
115 change uart to meet timing. simont 7754d 15h /8051/tags/rel_1/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.