OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] [rtl] - Rev 136

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
136 registering outputs. simont 7803d 05h /8051/tags/rel_1/rtl
135 prepared start of receiving if ren is not active. simont 7809d 04h /8051/tags/rel_1/rtl
134 fix bug in case execution of two data dependent instructions. simont 7809d 04h /8051/tags/rel_1/rtl
133 fix bug in substraction. simont 7809d 07h /8051/tags/rel_1/rtl
132 change branch instruction execution (reduse needed clock periods). simont 7812d 22h /8051/tags/rel_1/rtl
128 chance idat_ir to 24 bit wide simont 7822d 05h /8051/tags/rel_1/rtl
127 fix bug (cyc_o and stb_o) simont 7822d 05h /8051/tags/rel_1/rtl
126 define OC8051_XILINX_RAMB added simont 7822d 05h /8051/tags/rel_1/rtl
123 fiz bug iv pcs operation. simont 7824d 01h /8051/tags/rel_1/rtl
122 deifne OC8051_ROM added simont 7827d 05h /8051/tags/rel_1/rtl
121 Change pc add value from 23'h to 16'h simont 7827d 05h /8051/tags/rel_1/rtl
120 defines for pherypherals added simont 7828d 03h /8051/tags/rel_1/rtl
119 remove signal sbuf_txd [12:11] simont 7828d 06h /8051/tags/rel_1/rtl
118 change wr_sft to 2 bit wire. simont 7828d 23h /8051/tags/rel_1/rtl
117 Register oc8051_sfr dato output, add signal wait_data. simont 7828d 23h /8051/tags/rel_1/rtl
116 change sfr's interface. simont 7831d 00h /8051/tags/rel_1/rtl
115 change uart to meet timing. simont 7831d 02h /8051/tags/rel_1/rtl
114 remove t2mod register simont 7834d 05h /8051/tags/rel_1/rtl
113 signal prsc_ow added. simont 7834d 05h /8051/tags/rel_1/rtl
112 change timers to meet timing specifications (add divider with 12) simont 7834d 05h /8051/tags/rel_1/rtl
110 change adr_i and adr_o length. simont 7834d 20h /8051/tags/rel_1/rtl
109 add `include "oc8051_defines.v" simont 7834d 20h /8051/tags/rel_1/rtl
108 fix some bugs, use oc8051_cache_ram. simont 7834d 20h /8051/tags/rel_1/rtl
107 Include instruction cache. simont 7834d 20h /8051/tags/rel_1/rtl
105 generic_dpram used simont 7835d 23h /8051/tags/rel_1/rtl
104 use generic_dpram simont 7835d 23h /8051/tags/rel_1/rtl
102 raname signals. simont 7836d 00h /8051/tags/rel_1/rtl
95 updating... simont 7836d 04h /8051/tags/rel_1/rtl
94 fix bug. simont 7836d 04h /8051/tags/rel_1/rtl
93 OC8051_XILINX_RAM added simont 7836d 04h /8051/tags/rel_1/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.