OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] [rtl] - Rev 72

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
72 fix bug in interface to external data ram simont 7965d 01h /8051/tags/rel_1/rtl
67 add parameters for instruction cache simont 7969d 03h /8051/tags/rel_1/rtl
62 fix bugs in instruction interface simont 7969d 23h /8051/tags/rel_1/rtl
54 cahnge interface to instruction rom simont 7975d 22h /8051/tags/rel_1/rtl
47 remove unused files simont 7992d 23h /8051/tags/rel_1/rtl
46 prepared header simont 7992d 23h /8051/tags/rel_1/rtl
45 prepared header simont 7992d 23h /8051/tags/rel_1/rtl
44 prepared header simont 7993d 00h /8051/tags/rel_1/rtl
41 remove unused files simont 7993d 01h /8051/tags/rel_1/rtl
40 added sigals for interacting with external ram simont 8013d 03h /8051/tags/rel_1/rtl
38 fix some bugs simont 8020d 01h /8051/tags/rel_1/rtl
37 added signals ack, stb and cyc simont 8020d 01h /8051/tags/rel_1/rtl
36 fix bugs in mode 0 simont 8020d 01h /8051/tags/rel_1/rtl
32 overflow repaired simont 8021d 06h /8051/tags/rel_1/rtl
31 fix some bugs simont 8027d 22h /8051/tags/rel_1/rtl
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 8031d 04h /8051/tags/rel_1/rtl
29 fix some bugs simont 8031d 05h /8051/tags/rel_1/rtl
28 remove syn signal simont 8031d 05h /8051/tags/rel_1/rtl
27 fix some bugs simont 8031d 05h /8051/tags/rel_1/rtl
26 main divider logic was optimized not optimized by compiler, so I did it by hand markom 8031d 07h /8051/tags/rel_1/rtl
25 divider and multiplier pass test markom 8032d 02h /8051/tags/rel_1/rtl
23 mul & div use 4 clocks simont 8032d 21h /8051/tags/rel_1/rtl
22 fix some bugs simont 8032d 21h /8051/tags/rel_1/rtl
21 mul bug fixed markom 8033d 02h /8051/tags/rel_1/rtl
20 multiplier and divider changed so they complete in 4 cycles markom 8033d 05h /8051/tags/rel_1/rtl
19 combinatorial loop removed simont 8033d 21h /8051/tags/rel_1/rtl
17 fix some bugs simont 8037d 03h /8051/tags/rel_1/rtl
16 inputs ram and op2 removed simont 8037d 03h /8051/tags/rel_1/rtl
15 commbinatorial loop removed simont 8037d 03h /8051/tags/rel_1/rtl
13 some bug fix simont 8038d 01h /8051/tags/rel_1/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.