OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] [rtl] - Rev 90

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
90 change module name. simont 7765d 05h /8051/tags/rel_1/rtl
89 Replaced oc8051_ram by generic_dpram. rherveille 7826d 08h /8051/tags/rel_1/rtl
88 fix bugs simont 7831d 09h /8051/tags/rel_1/rtl
87 add include oc8051_defines.v simont 7831d 09h /8051/tags/rel_1/rtl
82 replace some modules simont 7839d 09h /8051/tags/rel_1/rtl
81 initial import simont 7839d 09h /8051/tags/rel_1/rtl
80 removing unused modules simont 7839d 09h /8051/tags/rel_1/rtl
78 alu with registered outputs simont 7899d 09h /8051/tags/rel_1/rtl
77 substitute modules oc8051_ram_wr_sel and oc8051ram_rd_sel with oc8051_ram_addr_sel simont 7908d 05h /8051/tags/rel_1/rtl
76 add module oc8051_sfr, 256 bytes internal ram simont 7908d 05h /8051/tags/rel_1/rtl
75 initial import simont 7908d 05h /8051/tags/rel_1/rtl
73 initial import simont 7916d 06h /8051/tags/rel_1/rtl
72 fix bug in interface to external data ram simont 7916d 08h /8051/tags/rel_1/rtl
67 add parameters for instruction cache simont 7920d 09h /8051/tags/rel_1/rtl
62 fix bugs in instruction interface simont 7921d 06h /8051/tags/rel_1/rtl
54 cahnge interface to instruction rom simont 7927d 04h /8051/tags/rel_1/rtl
47 remove unused files simont 7944d 05h /8051/tags/rel_1/rtl
46 prepared header simont 7944d 05h /8051/tags/rel_1/rtl
45 prepared header simont 7944d 05h /8051/tags/rel_1/rtl
44 prepared header simont 7944d 06h /8051/tags/rel_1/rtl
41 remove unused files simont 7944d 07h /8051/tags/rel_1/rtl
40 added sigals for interacting with external ram simont 7964d 09h /8051/tags/rel_1/rtl
38 fix some bugs simont 7971d 07h /8051/tags/rel_1/rtl
37 added signals ack, stb and cyc simont 7971d 08h /8051/tags/rel_1/rtl
36 fix bugs in mode 0 simont 7971d 08h /8051/tags/rel_1/rtl
32 overflow repaired simont 7972d 12h /8051/tags/rel_1/rtl
31 fix some bugs simont 7979d 04h /8051/tags/rel_1/rtl
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 7982d 11h /8051/tags/rel_1/rtl
29 fix some bugs simont 7982d 11h /8051/tags/rel_1/rtl
28 remove syn signal simont 7982d 12h /8051/tags/rel_1/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.