OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] - Rev 85

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
85 prepare bugs simont 7871d 04h /8051/tags/rel_12
84 remove wb_bus_mon simont 7879d 03h /8051/tags/rel_12
83 replace some modules simont 7879d 03h /8051/tags/rel_12
82 replace some modules simont 7879d 04h /8051/tags/rel_12
81 initial import simont 7879d 04h /8051/tags/rel_12
80 removing unused modules simont 7879d 04h /8051/tags/rel_12
79 initial import simont 7879d 04h /8051/tags/rel_12
78 alu with registered outputs simont 7939d 04h /8051/tags/rel_12
77 substitute modules oc8051_ram_wr_sel and oc8051ram_rd_sel with oc8051_ram_addr_sel simont 7948d 00h /8051/tags/rel_12
76 add module oc8051_sfr, 256 bytes internal ram simont 7948d 00h /8051/tags/rel_12
75 initial import simont 7948d 00h /8051/tags/rel_12
74 add module oc8051_wb_iinterface simont 7956d 01h /8051/tags/rel_12
73 initial import simont 7956d 01h /8051/tags/rel_12
72 fix bug in interface to external data ram simont 7956d 03h /8051/tags/rel_12
71 add cache simont 7960d 03h /8051/tags/rel_12
70 initial import simont 7960d 03h /8051/tags/rel_12
69 add parameters simont 7960d 04h /8051/tags/rel_12
68 add instruction cache and DELAY parameters for external ram, rom simont 7960d 04h /8051/tags/rel_12
67 add parameters for instruction cache simont 7960d 04h /8051/tags/rel_12
66 added xrom_test simont 7961d 01h /8051/tags/rel_12
65 add oc8051_icache and oc8051_cache_ram simont 7961d 01h /8051/tags/rel_12
64 signal es_int=1'b0 simont 7961d 01h /8051/tags/rel_12
63 initial import simont 7961d 01h /8051/tags/rel_12
62 fix bugs in instruction interface simont 7961d 01h /8051/tags/rel_12
61 fix bug simont 7962d 03h /8051/tags/rel_12
60 initial inport simont 7963d 04h /8051/tags/rel_12
59 add external rom simont 7966d 23h /8051/tags/rel_12
58 add external rom testing simont 7966d 23h /8051/tags/rel_12
57 add module oc8051_xrom simont 7966d 23h /8051/tags/rel_12
56 initial CVS input simont 7966d 23h /8051/tags/rel_12

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.