OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [rtl/] - Rev 107

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
107 Include instruction cache. simont 7801d 22h /8051/tags/rel_2/rtl
105 generic_dpram used simont 7803d 01h /8051/tags/rel_2/rtl
104 use generic_dpram simont 7803d 01h /8051/tags/rel_2/rtl
102 raname signals. simont 7803d 02h /8051/tags/rel_2/rtl
95 updating... simont 7803d 06h /8051/tags/rel_2/rtl
94 fix bug. simont 7803d 06h /8051/tags/rel_2/rtl
93 OC8051_XILINX_RAM added simont 7803d 06h /8051/tags/rel_2/rtl
92 initial inport simont 7803d 06h /8051/tags/rel_2/rtl
90 change module name. simont 7808d 00h /8051/tags/rel_2/rtl
89 Replaced oc8051_ram by generic_dpram. rherveille 7869d 03h /8051/tags/rel_2/rtl
88 fix bugs simont 7874d 03h /8051/tags/rel_2/rtl
87 add include oc8051_defines.v simont 7874d 04h /8051/tags/rel_2/rtl
82 replace some modules simont 7882d 03h /8051/tags/rel_2/rtl
81 initial import simont 7882d 03h /8051/tags/rel_2/rtl
80 removing unused modules simont 7882d 03h /8051/tags/rel_2/rtl
78 alu with registered outputs simont 7942d 03h /8051/tags/rel_2/rtl
77 substitute modules oc8051_ram_wr_sel and oc8051ram_rd_sel with oc8051_ram_addr_sel simont 7951d 00h /8051/tags/rel_2/rtl
76 add module oc8051_sfr, 256 bytes internal ram simont 7951d 00h /8051/tags/rel_2/rtl
75 initial import simont 7951d 00h /8051/tags/rel_2/rtl
73 initial import simont 7959d 01h /8051/tags/rel_2/rtl
72 fix bug in interface to external data ram simont 7959d 03h /8051/tags/rel_2/rtl
67 add parameters for instruction cache simont 7963d 04h /8051/tags/rel_2/rtl
62 fix bugs in instruction interface simont 7964d 01h /8051/tags/rel_2/rtl
54 cahnge interface to instruction rom simont 7969d 23h /8051/tags/rel_2/rtl
47 remove unused files simont 7987d 00h /8051/tags/rel_2/rtl
46 prepared header simont 7987d 00h /8051/tags/rel_2/rtl
45 prepared header simont 7987d 00h /8051/tags/rel_2/rtl
44 prepared header simont 7987d 01h /8051/tags/rel_2/rtl
41 remove unused files simont 7987d 02h /8051/tags/rel_2/rtl
40 added sigals for interacting with external ram simont 8007d 04h /8051/tags/rel_2/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.