OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [rtl/] - Rev 40

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 added sigals for interacting with external ram simont 8007d 17h /8051/tags/rel_2/rtl
38 fix some bugs simont 8014d 15h /8051/tags/rel_2/rtl
37 added signals ack, stb and cyc simont 8014d 15h /8051/tags/rel_2/rtl
36 fix bugs in mode 0 simont 8014d 15h /8051/tags/rel_2/rtl
32 overflow repaired simont 8015d 20h /8051/tags/rel_2/rtl
31 fix some bugs simont 8022d 12h /8051/tags/rel_2/rtl
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 8025d 18h /8051/tags/rel_2/rtl
29 fix some bugs simont 8025d 19h /8051/tags/rel_2/rtl
28 remove syn signal simont 8025d 19h /8051/tags/rel_2/rtl
27 fix some bugs simont 8025d 20h /8051/tags/rel_2/rtl
26 main divider logic was optimized not optimized by compiler, so I did it by hand markom 8025d 21h /8051/tags/rel_2/rtl
25 divider and multiplier pass test markom 8026d 16h /8051/tags/rel_2/rtl
23 mul & div use 4 clocks simont 8027d 11h /8051/tags/rel_2/rtl
22 fix some bugs simont 8027d 11h /8051/tags/rel_2/rtl
21 mul bug fixed markom 8027d 17h /8051/tags/rel_2/rtl
20 multiplier and divider changed so they complete in 4 cycles markom 8027d 19h /8051/tags/rel_2/rtl
19 combinatorial loop removed simont 8028d 11h /8051/tags/rel_2/rtl
17 fix some bugs simont 8031d 17h /8051/tags/rel_2/rtl
16 inputs ram and op2 removed simont 8031d 17h /8051/tags/rel_2/rtl
15 commbinatorial loop removed simont 8031d 17h /8051/tags/rel_2/rtl
13 some bug fix simont 8032d 15h /8051/tags/rel_2/rtl
12 des1_r in alu port list simont 8032d 15h /8051/tags/rel_2/rtl
11 des2_r removed simont 8032d 15h /8051/tags/rel_2/rtl
10 % replaced with ^ in uart; some minor improvements markom 8032d 21h /8051/tags/rel_2/rtl
9 removed unused compare states markom 8034d 14h /8051/tags/rel_2/rtl
8 some IDS optimizations markom 8034d 14h /8051/tags/rel_2/rtl
7 immediate1 & immediate2 registers moved to oc8051_immediate_sel markom 8034d 15h /8051/tags/rel_2/rtl
6 psw combinatorial loop removed markom 8034d 17h /8051/tags/rel_2/rtl
5 more linter corrections; 2 tests still fail markom 8034d 18h /8051/tags/rel_2/rtl
4 Code repaired to satisfy the linter; testbech fails markom 8034d 19h /8051/tags/rel_2/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.