OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [rtl/] - Rev 81

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 initial import simont 7882d 09h /8051/tags/rel_2/rtl
80 removing unused modules simont 7882d 09h /8051/tags/rel_2/rtl
78 alu with registered outputs simont 7942d 09h /8051/tags/rel_2/rtl
77 substitute modules oc8051_ram_wr_sel and oc8051ram_rd_sel with oc8051_ram_addr_sel simont 7951d 06h /8051/tags/rel_2/rtl
76 add module oc8051_sfr, 256 bytes internal ram simont 7951d 06h /8051/tags/rel_2/rtl
75 initial import simont 7951d 06h /8051/tags/rel_2/rtl
73 initial import simont 7959d 07h /8051/tags/rel_2/rtl
72 fix bug in interface to external data ram simont 7959d 09h /8051/tags/rel_2/rtl
67 add parameters for instruction cache simont 7963d 10h /8051/tags/rel_2/rtl
62 fix bugs in instruction interface simont 7964d 07h /8051/tags/rel_2/rtl
54 cahnge interface to instruction rom simont 7970d 05h /8051/tags/rel_2/rtl
47 remove unused files simont 7987d 06h /8051/tags/rel_2/rtl
46 prepared header simont 7987d 06h /8051/tags/rel_2/rtl
45 prepared header simont 7987d 06h /8051/tags/rel_2/rtl
44 prepared header simont 7987d 07h /8051/tags/rel_2/rtl
41 remove unused files simont 7987d 08h /8051/tags/rel_2/rtl
40 added sigals for interacting with external ram simont 8007d 10h /8051/tags/rel_2/rtl
38 fix some bugs simont 8014d 08h /8051/tags/rel_2/rtl
37 added signals ack, stb and cyc simont 8014d 08h /8051/tags/rel_2/rtl
36 fix bugs in mode 0 simont 8014d 08h /8051/tags/rel_2/rtl
32 overflow repaired simont 8015d 13h /8051/tags/rel_2/rtl
31 fix some bugs simont 8022d 05h /8051/tags/rel_2/rtl
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 8025d 11h /8051/tags/rel_2/rtl
29 fix some bugs simont 8025d 12h /8051/tags/rel_2/rtl
28 remove syn signal simont 8025d 12h /8051/tags/rel_2/rtl
27 fix some bugs simont 8025d 13h /8051/tags/rel_2/rtl
26 main divider logic was optimized not optimized by compiler, so I did it by hand markom 8025d 14h /8051/tags/rel_2/rtl
25 divider and multiplier pass test markom 8026d 09h /8051/tags/rel_2/rtl
23 mul & div use 4 clocks simont 8027d 04h /8051/tags/rel_2/rtl
22 fix some bugs simont 8027d 04h /8051/tags/rel_2/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.