OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [rtl] - Rev 113

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
113 signal prsc_ow added. simont 7773d 15h /8051/tags/rel_2/rtl
112 change timers to meet timing specifications (add divider with 12) simont 7773d 15h /8051/tags/rel_2/rtl
110 change adr_i and adr_o length. simont 7774d 06h /8051/tags/rel_2/rtl
109 add `include "oc8051_defines.v" simont 7774d 07h /8051/tags/rel_2/rtl
108 fix some bugs, use oc8051_cache_ram. simont 7774d 07h /8051/tags/rel_2/rtl
107 Include instruction cache. simont 7774d 07h /8051/tags/rel_2/rtl
105 generic_dpram used simont 7775d 10h /8051/tags/rel_2/rtl
104 use generic_dpram simont 7775d 10h /8051/tags/rel_2/rtl
102 raname signals. simont 7775d 11h /8051/tags/rel_2/rtl
95 updating... simont 7775d 14h /8051/tags/rel_2/rtl
94 fix bug. simont 7775d 14h /8051/tags/rel_2/rtl
93 OC8051_XILINX_RAM added simont 7775d 14h /8051/tags/rel_2/rtl
92 initial inport simont 7775d 15h /8051/tags/rel_2/rtl
90 change module name. simont 7780d 08h /8051/tags/rel_2/rtl
89 Replaced oc8051_ram by generic_dpram. rherveille 7841d 11h /8051/tags/rel_2/rtl
88 fix bugs simont 7846d 12h /8051/tags/rel_2/rtl
87 add include oc8051_defines.v simont 7846d 12h /8051/tags/rel_2/rtl
82 replace some modules simont 7854d 12h /8051/tags/rel_2/rtl
81 initial import simont 7854d 12h /8051/tags/rel_2/rtl
80 removing unused modules simont 7854d 12h /8051/tags/rel_2/rtl
78 alu with registered outputs simont 7914d 12h /8051/tags/rel_2/rtl
77 substitute modules oc8051_ram_wr_sel and oc8051ram_rd_sel with oc8051_ram_addr_sel simont 7923d 08h /8051/tags/rel_2/rtl
76 add module oc8051_sfr, 256 bytes internal ram simont 7923d 08h /8051/tags/rel_2/rtl
75 initial import simont 7923d 08h /8051/tags/rel_2/rtl
73 initial import simont 7931d 09h /8051/tags/rel_2/rtl
72 fix bug in interface to external data ram simont 7931d 11h /8051/tags/rel_2/rtl
67 add parameters for instruction cache simont 7935d 12h /8051/tags/rel_2/rtl
62 fix bugs in instruction interface simont 7936d 09h /8051/tags/rel_2/rtl
54 cahnge interface to instruction rom simont 7942d 07h /8051/tags/rel_2/rtl
47 remove unused files simont 7959d 08h /8051/tags/rel_2/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.