OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [rtl] - Rev 126

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
126 define OC8051_XILINX_RAMB added simont 7790d 21h /8051/tags/rel_2/rtl
123 fiz bug iv pcs operation. simont 7792d 17h /8051/tags/rel_2/rtl
122 deifne OC8051_ROM added simont 7795d 21h /8051/tags/rel_2/rtl
121 Change pc add value from 23'h to 16'h simont 7795d 21h /8051/tags/rel_2/rtl
120 defines for pherypherals added simont 7796d 19h /8051/tags/rel_2/rtl
119 remove signal sbuf_txd [12:11] simont 7796d 22h /8051/tags/rel_2/rtl
118 change wr_sft to 2 bit wire. simont 7797d 15h /8051/tags/rel_2/rtl
117 Register oc8051_sfr dato output, add signal wait_data. simont 7797d 15h /8051/tags/rel_2/rtl
116 change sfr's interface. simont 7799d 16h /8051/tags/rel_2/rtl
115 change uart to meet timing. simont 7799d 18h /8051/tags/rel_2/rtl
114 remove t2mod register simont 7802d 21h /8051/tags/rel_2/rtl
113 signal prsc_ow added. simont 7802d 21h /8051/tags/rel_2/rtl
112 change timers to meet timing specifications (add divider with 12) simont 7802d 21h /8051/tags/rel_2/rtl
110 change adr_i and adr_o length. simont 7803d 12h /8051/tags/rel_2/rtl
109 add `include "oc8051_defines.v" simont 7803d 12h /8051/tags/rel_2/rtl
108 fix some bugs, use oc8051_cache_ram. simont 7803d 12h /8051/tags/rel_2/rtl
107 Include instruction cache. simont 7803d 12h /8051/tags/rel_2/rtl
105 generic_dpram used simont 7804d 15h /8051/tags/rel_2/rtl
104 use generic_dpram simont 7804d 15h /8051/tags/rel_2/rtl
102 raname signals. simont 7804d 16h /8051/tags/rel_2/rtl
95 updating... simont 7804d 20h /8051/tags/rel_2/rtl
94 fix bug. simont 7804d 20h /8051/tags/rel_2/rtl
93 OC8051_XILINX_RAM added simont 7804d 20h /8051/tags/rel_2/rtl
92 initial inport simont 7804d 20h /8051/tags/rel_2/rtl
90 change module name. simont 7809d 14h /8051/tags/rel_2/rtl
89 Replaced oc8051_ram by generic_dpram. rherveille 7870d 17h /8051/tags/rel_2/rtl
88 fix bugs simont 7875d 17h /8051/tags/rel_2/rtl
87 add include oc8051_defines.v simont 7875d 17h /8051/tags/rel_2/rtl
82 replace some modules simont 7883d 17h /8051/tags/rel_2/rtl
81 initial import simont 7883d 17h /8051/tags/rel_2/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.