OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [rtl] - Rev 75

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
75 initial import simont 7951d 10h /8051/tags/rel_2/rtl
73 initial import simont 7959d 11h /8051/tags/rel_2/rtl
72 fix bug in interface to external data ram simont 7959d 13h /8051/tags/rel_2/rtl
67 add parameters for instruction cache simont 7963d 14h /8051/tags/rel_2/rtl
62 fix bugs in instruction interface simont 7964d 10h /8051/tags/rel_2/rtl
54 cahnge interface to instruction rom simont 7970d 09h /8051/tags/rel_2/rtl
47 remove unused files simont 7987d 10h /8051/tags/rel_2/rtl
46 prepared header simont 7987d 10h /8051/tags/rel_2/rtl
45 prepared header simont 7987d 10h /8051/tags/rel_2/rtl
44 prepared header simont 7987d 11h /8051/tags/rel_2/rtl
41 remove unused files simont 7987d 12h /8051/tags/rel_2/rtl
40 added sigals for interacting with external ram simont 8007d 14h /8051/tags/rel_2/rtl
38 fix some bugs simont 8014d 12h /8051/tags/rel_2/rtl
37 added signals ack, stb and cyc simont 8014d 12h /8051/tags/rel_2/rtl
36 fix bugs in mode 0 simont 8014d 12h /8051/tags/rel_2/rtl
32 overflow repaired simont 8015d 17h /8051/tags/rel_2/rtl
31 fix some bugs simont 8022d 09h /8051/tags/rel_2/rtl
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 8025d 15h /8051/tags/rel_2/rtl
29 fix some bugs simont 8025d 16h /8051/tags/rel_2/rtl
28 remove syn signal simont 8025d 16h /8051/tags/rel_2/rtl
27 fix some bugs simont 8025d 16h /8051/tags/rel_2/rtl
26 main divider logic was optimized not optimized by compiler, so I did it by hand markom 8025d 18h /8051/tags/rel_2/rtl
25 divider and multiplier pass test markom 8026d 13h /8051/tags/rel_2/rtl
23 mul & div use 4 clocks simont 8027d 08h /8051/tags/rel_2/rtl
22 fix some bugs simont 8027d 08h /8051/tags/rel_2/rtl
21 mul bug fixed markom 8027d 13h /8051/tags/rel_2/rtl
20 multiplier and divider changed so they complete in 4 cycles markom 8027d 16h /8051/tags/rel_2/rtl
19 combinatorial loop removed simont 8028d 08h /8051/tags/rel_2/rtl
17 fix some bugs simont 8031d 14h /8051/tags/rel_2/rtl
16 inputs ram and op2 removed simont 8031d 14h /8051/tags/rel_2/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.