OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [rtl] - Rev 95

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
95 updating... simont 7774d 15h /8051/tags/rel_2/rtl
94 fix bug. simont 7774d 15h /8051/tags/rel_2/rtl
93 OC8051_XILINX_RAM added simont 7774d 15h /8051/tags/rel_2/rtl
92 initial inport simont 7774d 15h /8051/tags/rel_2/rtl
90 change module name. simont 7779d 09h /8051/tags/rel_2/rtl
89 Replaced oc8051_ram by generic_dpram. rherveille 7840d 12h /8051/tags/rel_2/rtl
88 fix bugs simont 7845d 12h /8051/tags/rel_2/rtl
87 add include oc8051_defines.v simont 7845d 13h /8051/tags/rel_2/rtl
82 replace some modules simont 7853d 12h /8051/tags/rel_2/rtl
81 initial import simont 7853d 12h /8051/tags/rel_2/rtl
80 removing unused modules simont 7853d 12h /8051/tags/rel_2/rtl
78 alu with registered outputs simont 7913d 12h /8051/tags/rel_2/rtl
77 substitute modules oc8051_ram_wr_sel and oc8051ram_rd_sel with oc8051_ram_addr_sel simont 7922d 09h /8051/tags/rel_2/rtl
76 add module oc8051_sfr, 256 bytes internal ram simont 7922d 09h /8051/tags/rel_2/rtl
75 initial import simont 7922d 09h /8051/tags/rel_2/rtl
73 initial import simont 7930d 10h /8051/tags/rel_2/rtl
72 fix bug in interface to external data ram simont 7930d 12h /8051/tags/rel_2/rtl
67 add parameters for instruction cache simont 7934d 13h /8051/tags/rel_2/rtl
62 fix bugs in instruction interface simont 7935d 10h /8051/tags/rel_2/rtl
54 cahnge interface to instruction rom simont 7941d 08h /8051/tags/rel_2/rtl
47 remove unused files simont 7958d 09h /8051/tags/rel_2/rtl
46 prepared header simont 7958d 09h /8051/tags/rel_2/rtl
45 prepared header simont 7958d 09h /8051/tags/rel_2/rtl
44 prepared header simont 7958d 10h /8051/tags/rel_2/rtl
41 remove unused files simont 7958d 11h /8051/tags/rel_2/rtl
40 added sigals for interacting with external ram simont 7978d 13h /8051/tags/rel_2/rtl
38 fix some bugs simont 7985d 11h /8051/tags/rel_2/rtl
37 added signals ack, stb and cyc simont 7985d 11h /8051/tags/rel_2/rtl
36 fix bugs in mode 0 simont 7985d 11h /8051/tags/rel_2/rtl
32 overflow repaired simont 7986d 16h /8051/tags/rel_2/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.