OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2] - Rev 160

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
160 initial inport. simont 7769d 02h /8051/tags/rel_2
159 initial inport. simont 7769d 02h /8051/tags/rel_2
158 fix bug. simont 7769d 02h /8051/tags/rel_2
157 change data output. simont 7769d 02h /8051/tags/rel_2
156 add FREQ paremeter. simont 7769d 02h /8051/tags/rel_2
155 add aditional tests. simont 7769d 02h /8051/tags/rel_2
154 File name fixed. simont 7769d 21h /8051/tags/rel_2
153 `ifdef added. simont 7770d 20h /8051/tags/rel_2
152 sub_result output added. simont 7770d 20h /8051/tags/rel_2
151 remove pc_r register. simont 7770d 20h /8051/tags/rel_2
150 fix some bugs. simont 7770d 20h /8051/tags/rel_2
149 pipelined acces to axternal instruction interface added. simont 7770d 20h /8051/tags/rel_2
148 include "8051_defines" added. simont 7770d 21h /8051/tags/rel_2
146 fix bug in movc intruction. simont 7792d 21h /8051/tags/rel_2
145 fix bug in case of sequence of inc dptr instrucitons. simont 7798d 01h /8051/tags/rel_2
144 chsnge comp.des to des1 simont 7798d 01h /8051/tags/rel_2
143 add wire sub_result, conect it to des_acc and des1. simont 7798d 01h /8051/tags/rel_2
142 optimize state machine. simont 7799d 02h /8051/tags/rel_2
141 remove define OC8051_AS2_PCL, chane signal src_sel2 to 2 bit wide. simont 7799d 04h /8051/tags/rel_2
140 cahnge assigment to pc_wait (remove istb_o) simont 7799d 04h /8051/tags/rel_2
139 add aditional alu destination to solve critical path. simont 7799d 22h /8051/tags/rel_2
138 Change buffering to save one clock per instruction. simont 7799d 22h /8051/tags/rel_2
137 change to fit xrom. simont 7800d 03h /8051/tags/rel_2
136 registering outputs. simont 7800d 03h /8051/tags/rel_2
135 prepared start of receiving if ren is not active. simont 7806d 02h /8051/tags/rel_2
134 fix bug in case execution of two data dependent instructions. simont 7806d 02h /8051/tags/rel_2
133 fix bug in substraction. simont 7806d 05h /8051/tags/rel_2
132 change branch instruction execution (reduse needed clock periods). simont 7809d 20h /8051/tags/rel_2
131 prepare programs for new timing. simont 7809d 20h /8051/tags/rel_2
130 prepared programs for new timing. simont 7809d 20h /8051/tags/rel_2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.