OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2] - Rev 44

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
44 prepared header simont 7958d 00h /8051/tags/rel_2
43 remove unused files simont 7958d 01h /8051/tags/rel_2
42 *** empty log message *** simont 7958d 01h /8051/tags/rel_2
41 remove unused files simont 7958d 01h /8051/tags/rel_2
40 added sigals for interacting with external ram simont 7978d 03h /8051/tags/rel_2
39 added signals ack, stb and cyc simont 7985d 01h /8051/tags/rel_2
38 fix some bugs simont 7985d 01h /8051/tags/rel_2
37 added signals ack, stb and cyc simont 7985d 02h /8051/tags/rel_2
36 fix bugs in mode 0 simont 7985d 02h /8051/tags/rel_2
35 design docunemt simont 7986d 00h /8051/tags/rel_2
34 specification docunemt simont 7986d 00h /8051/tags/rel_2
33 fix some bugs simont 7986d 06h /8051/tags/rel_2
32 overflow repaired simont 7986d 06h /8051/tags/rel_2
31 fix some bugs simont 7992d 22h /8051/tags/rel_2
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 7996d 05h /8051/tags/rel_2
29 fix some bugs simont 7996d 05h /8051/tags/rel_2
28 remove syn signal simont 7996d 06h /8051/tags/rel_2
27 fix some bugs simont 7996d 06h /8051/tags/rel_2
26 main divider logic was optimized not optimized by compiler, so I did it by hand markom 7996d 08h /8051/tags/rel_2
25 divider and multiplier pass test markom 7997d 02h /8051/tags/rel_2
24 intensively tests all instructions markom 7997d 07h /8051/tags/rel_2
23 mul & div use 4 clocks simont 7997d 21h /8051/tags/rel_2
22 fix some bugs simont 7997d 21h /8051/tags/rel_2
21 mul bug fixed markom 7998d 03h /8051/tags/rel_2
20 multiplier and divider changed so they complete in 4 cycles markom 7998d 05h /8051/tags/rel_2
19 combinatorial loop removed simont 7998d 22h /8051/tags/rel_2
18 rst signal added simont 8002d 03h /8051/tags/rel_2
17 fix some bugs simont 8002d 03h /8051/tags/rel_2
16 inputs ram and op2 removed simont 8002d 03h /8051/tags/rel_2
15 commbinatorial loop removed simont 8002d 03h /8051/tags/rel_2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.