OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [DEV_SYBREON/] - Rev 194

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
191 New directory structure. root 5623d 10h /aemb/branches/DEV_SYBREON
115 This commit was manufactured by cvs2svn to create branch 'DEV_SYBREON'. 5955d 12h /branches/DEV_SYBREON
114 changed MSR bits sybreon 5955d 12h /trunk
113 initial checkin sybreon 5955d 13h /trunk
112 *** empty log message *** sybreon 5955d 13h /trunk
111 added static assert hack sybreon 5955d 13h /trunk
110 added cache controls sybreon 5955d 16h /trunk
109 added interrupt controls (may need to be factorised out) sybreon 5955d 17h /trunk
108 changed semaphore case sybreon 5955d 17h /trunk
107 Added new C++ files sybreon 5957d 09h /trunk
106 Made code work with newlib's malloc(); sybreon 6026d 09h /trunk
105 Patch interrupt bug. sybreon 6037d 03h /trunk
104 Uses multiplier + barrel shifter as default. sybreon 6038d 12h /trunk
103 Patched problem where memory access followed by dual cycle instructions were not stalling correctly (submitted by M. Ettus) sybreon 6038d 12h /trunk
102 Fix MTS during interrupt vectoring bug (reported by M. Ettus). sybreon 6038d 12h /trunk
101 Made multiplier pause with pipeline sybreon 6048d 09h /trunk
100 multiplier issues sybreon 6048d 09h /trunk
99 Minor cleanup sybreon 6060d 04h /trunk
98 Minor typo sybreon 6060d 07h /trunk
97 Added malloc() test sybreon 6060d 07h /trunk
96 Stalls pipeline on MUL/BSF instructions results in minor speed improvements. sybreon 6063d 06h /trunk
95 Abstracted simulation kernel (aeMB_sim) to split simulation models from synthesis models. sybreon 6065d 08h /trunk
94 Prevent fHZD & rBRA[1] sybreon 6067d 06h /trunk
93 Minor enable fix sybreon 6067d 06h /trunk
92 Partitioned simulation model. sybreon 6070d 09h /trunk
91 Made idle thread PC track main PC. sybreon 6071d 15h /trunk
90 Fixed Carry bit bug. sybreon 6071d 15h /trunk
89 Changed simulation kernel. sybreon 6071d 16h /trunk
88 Minor optimisations. sybreon 6072d 08h /trunk
87 Made T0 loop. sybreon 6073d 01h /trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.