OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [DEV_SYBREON/] - Rev 197

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
191 New directory structure. root 5607d 12h /aemb/branches/DEV_SYBREON
115 This commit was manufactured by cvs2svn to create branch 'DEV_SYBREON'. 5939d 15h /branches/DEV_SYBREON
114 changed MSR bits sybreon 5939d 15h /trunk
113 initial checkin sybreon 5939d 15h /trunk
112 *** empty log message *** sybreon 5939d 15h /trunk
111 added static assert hack sybreon 5939d 15h /trunk
110 added cache controls sybreon 5939d 18h /trunk
109 added interrupt controls (may need to be factorised out) sybreon 5939d 19h /trunk
108 changed semaphore case sybreon 5939d 19h /trunk
107 Added new C++ files sybreon 5941d 11h /trunk
106 Made code work with newlib's malloc(); sybreon 6010d 12h /trunk
105 Patch interrupt bug. sybreon 6021d 06h /trunk
104 Uses multiplier + barrel shifter as default. sybreon 6022d 14h /trunk
103 Patched problem where memory access followed by dual cycle instructions were not stalling correctly (submitted by M. Ettus) sybreon 6022d 15h /trunk
102 Fix MTS during interrupt vectoring bug (reported by M. Ettus). sybreon 6022d 15h /trunk
101 Made multiplier pause with pipeline sybreon 6032d 11h /trunk
100 multiplier issues sybreon 6032d 12h /trunk
99 Minor cleanup sybreon 6044d 06h /trunk
98 Minor typo sybreon 6044d 09h /trunk
97 Added malloc() test sybreon 6044d 09h /trunk
96 Stalls pipeline on MUL/BSF instructions results in minor speed improvements. sybreon 6047d 09h /trunk
95 Abstracted simulation kernel (aeMB_sim) to split simulation models from synthesis models. sybreon 6049d 10h /trunk
94 Prevent fHZD & rBRA[1] sybreon 6051d 08h /trunk
93 Minor enable fix sybreon 6051d 08h /trunk
92 Partitioned simulation model. sybreon 6054d 12h /trunk
91 Made idle thread PC track main PC. sybreon 6055d 18h /trunk
90 Fixed Carry bit bug. sybreon 6055d 18h /trunk
89 Changed simulation kernel. sybreon 6055d 18h /trunk
88 Minor optimisations. sybreon 6056d 10h /trunk
87 Made T0 loop. sybreon 6057d 03h /trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.