OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [rtl] - Rev 127

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
127 Fixed pipelined latching of data bug. sybreon 5954d 07h /aemb/trunk/rtl
126 Fixed CMP bug. sybreon 5954d 07h /aemb/trunk/rtl
125 Passes arithmetic tests with single thread. sybreon 5956d 09h /aemb/trunk/rtl
124 FASM removed. sybreon 5956d 09h /aemb/trunk/rtl
120 Basic version with some features left out. sybreon 5957d 05h /aemb/trunk/rtl
119 Initial import. sybreon 5957d 05h /aemb/trunk/rtl
118 Initial import. sybreon 5959d 21h /aemb/trunk/rtl
114 changed MSR bits sybreon 5966d 06h /aemb/trunk/rtl
105 Patch interrupt bug. sybreon 6047d 21h /aemb/trunk/rtl
103 Patched problem where memory access followed by dual cycle instructions were not stalling correctly (submitted by M. Ettus) sybreon 6049d 06h /aemb/trunk/rtl
102 Fix MTS during interrupt vectoring bug (reported by M. Ettus). sybreon 6049d 06h /aemb/trunk/rtl
101 Made multiplier pause with pipeline sybreon 6059d 02h /aemb/trunk/rtl
100 multiplier issues sybreon 6059d 02h /aemb/trunk/rtl
99 Minor cleanup sybreon 6070d 21h /aemb/trunk/rtl
96 Stalls pipeline on MUL/BSF instructions results in minor speed improvements. sybreon 6073d 23h /aemb/trunk/rtl
95 Abstracted simulation kernel (aeMB_sim) to split simulation models from synthesis models. sybreon 6076d 01h /aemb/trunk/rtl
94 Prevent fHZD & rBRA[1] sybreon 6077d 23h /aemb/trunk/rtl
93 Minor enable fix sybreon 6077d 23h /aemb/trunk/rtl
92 Partitioned simulation model. sybreon 6081d 03h /aemb/trunk/rtl
91 Made idle thread PC track main PC. sybreon 6082d 09h /aemb/trunk/rtl
90 Fixed Carry bit bug. sybreon 6082d 09h /aemb/trunk/rtl
89 Changed simulation kernel. sybreon 6082d 09h /aemb/trunk/rtl
88 Minor optimisations. sybreon 6083d 01h /aemb/trunk/rtl
86 Some optimisations. sybreon 6083d 18h /aemb/trunk/rtl
85 Replaced OF/ID blocks with combined block. sybreon 6083d 18h /aemb/trunk/rtl
84 Added interrupt support. sybreon 6083d 18h /aemb/trunk/rtl
83 Combined ID/OF blocks. sybreon 6083d 18h /aemb/trunk/rtl
82 Further optimisations (speed + size). sybreon 6086d 00h /aemb/trunk/rtl
81 Code cleanup + minor speed regression. sybreon 6086d 01h /aemb/trunk/rtl
80 Minor optimisations (~10% faster) sybreon 6087d 02h /aemb/trunk/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.